OpenCores
URL https://opencores.org/ocsvn/neorv32/neorv32/trunk

Subversion Repositories neorv32

[/] [neorv32/] [trunk/] [sw/] [lib/] [include/] [neorv32_rte.h] - Diff between revs 37 and 40

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 37 Rev 40
Line 52... Line 52...
  RTE_TRAP_BREAKPOINT   =  3, /**< Breakpoint (EBREAK instruction) */
  RTE_TRAP_BREAKPOINT   =  3, /**< Breakpoint (EBREAK instruction) */
  RTE_TRAP_L_MISALIGNED =  4, /**< Load address misaligned */
  RTE_TRAP_L_MISALIGNED =  4, /**< Load address misaligned */
  RTE_TRAP_L_ACCESS     =  5, /**< Load (bus) access fault */
  RTE_TRAP_L_ACCESS     =  5, /**< Load (bus) access fault */
  RTE_TRAP_S_MISALIGNED =  6, /**< Store address misaligned */
  RTE_TRAP_S_MISALIGNED =  6, /**< Store address misaligned */
  RTE_TRAP_S_ACCESS     =  7, /**< Store (bus) access fault */
  RTE_TRAP_S_ACCESS     =  7, /**< Store (bus) access fault */
  RTE_TRAP_MENV_CALL    =  8, /**< Environment call from machine mode (ECALL instruction) */
  RTE_TRAP_UENV_CALL    =  8, /**< Environment call from user mode (ECALL instruction) */
  RTE_TRAP_MSI          =  9, /**< Machine software interrupt */
  RTE_TRAP_MENV_CALL    =  9, /**< Environment call from machine mode (ECALL instruction) */
  RTE_TRAP_MTI          = 10, /**< Machine timer interrupt */
  RTE_TRAP_MSI          = 10, /**< Machine software interrupt */
  RTE_TRAP_MEI          = 11, /**< Machine external interrupt */
  RTE_TRAP_MTI          = 11, /**< Machine timer interrupt */
  RTE_TRAP_FIRQ_0       = 12, /**< Fast interrupt channel 0 */
  RTE_TRAP_MEI          = 12, /**< Machine external interrupt */
  RTE_TRAP_FIRQ_1       = 13, /**< Fast interrupt channel 1 */
  RTE_TRAP_FIRQ_0       = 13, /**< Fast interrupt channel 0 */
  RTE_TRAP_FIRQ_2       = 14, /**< Fast interrupt channel 2 */
  RTE_TRAP_FIRQ_1       = 14, /**< Fast interrupt channel 1 */
  RTE_TRAP_FIRQ_3       = 15  /**< Fast interrupt channel 3 */
  RTE_TRAP_FIRQ_2       = 15, /**< Fast interrupt channel 2 */
 
  RTE_TRAP_FIRQ_3       = 16  /**< Fast interrupt channel 3 */
};
};
 
 
// prototypes
// prototypes
void neorv32_rte_setup(void);
void neorv32_rte_setup(void);
int  neorv32_rte_exception_install(uint8_t id, void (*handler)(void));
int  neorv32_rte_exception_install(uint8_t id, void (*handler)(void));

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.