URL
https://opencores.org/ocsvn/neorv32/neorv32/trunk
[/] [neorv32/] [trunk/] [sw/] [lib/] [source/] [neorv32_cpu.c] - Diff between revs 48 and 53
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 48 |
Rev 53 |
| Line 41... |
Line 41... |
|
|
#include "neorv32.h"
|
#include "neorv32.h"
|
#include "neorv32_cpu.h"
|
#include "neorv32_cpu.h"
|
|
|
|
|
|
/**********************************************************************//**
|
|
* Unavailable extensions warning.
|
|
**************************************************************************/
|
|
#if defined __riscv_f || (__riscv_flen == 32)
|
|
#warning Single-precision floating-point extension <F/Zfinx> is WORK-IN-PROGRESS and NOT FULLY OPERATIONAL yet!
|
|
#endif
|
|
|
|
#if defined __riscv_d || (__riscv_flen == 64)
|
|
#error Double-precision floating-point extension <D/Zdinx> is NOT supported!
|
|
#endif
|
|
|
|
#if (__riscv_xlen > 32)
|
|
#error Only 32-bit <rv32> is supported!
|
|
#endif
|
|
|
|
#ifdef __riscv_b
|
|
#warning Bit-manipulation extension <B> is still experimental (non-ratified) and does not support all <Zb*> subsets yet.
|
|
#endif
|
|
|
|
#ifdef __riscv_fdiv
|
|
#warning Floating-point division instruction <FDIV> is NOT supported yet!
|
|
#endif
|
|
|
|
#ifdef __riscv_fsqrt
|
|
#warning Floating-point square root instruction <FSQRT> is NOT supported yet!
|
|
#endif
|
|
|
|
|
/**********************************************************************//**
|
/**********************************************************************//**
|
* >Private< helper functions.
|
* >Private< helper functions.
|
**************************************************************************/
|
**************************************************************************/
|
static int __neorv32_cpu_irq_id_check(uint8_t irq_sel);
|
static int __neorv32_cpu_irq_id_check(uint8_t irq_sel);
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.