OpenCores
URL https://opencores.org/ocsvn/next186/next186/trunk

Subversion Repositories next186

[/] [next186/] [trunk/] [Next186_Regs.v] - Diff between revs 2 and 20

Show entire file | Details | Blame | View Log

Rev 2 Rev 20
Line 130... Line 130...
                        5: REG_BSEL = BP;
                        5: REG_BSEL = BP;
                        6: REG_BSEL = SI;
                        6: REG_BSEL = SI;
                        7: REG_BSEL = DI;
                        7: REG_BSEL = DI;
                endcase
                endcase
        end
        end
/*
 
         BUFG BUFG_inst (
 
      .O(CLKD),     // Clock buffer output
 
      .I(CLK)      // Clock buffer input
 
   );
 
*/
 
        always @(posedge CLK)
        always @(posedge CLK)
                if(CLKEN) begin
                if(CLKEN) begin
                        if(WE[0] && ASEL == 0) AX[7:0] <= FDRW[7:0];
                        if(WE[0] && ASEL == 0) AX[7:0] <= FDRW[7:0];
                        else if(DIVOP) AX[7:0] <= {AX[6:0], DIVC  ^ DIVSGN};
                        else if(DIVOP) AX[7:0] <= {AX[6:0], DIVC  ^ DIVSGN};
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.