OpenCores
URL https://opencores.org/ocsvn/nextz80/nextz80/trunk

Subversion Repositories nextz80

[/] [nextz80/] [trunk/] [NextZ80CPU.v] - Diff between revs 11 and 12

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 11 Rev 12
Line 206... Line 206...
                WE              = 6'bxxxxxx;                            // 5 = flags, 4 = PC, 3 = SP, 2 = tmpHI, 1 = hi, 0 = lo
                WE              = 6'bxxxxxx;                            // 5 = flags, 4 = PC, 3 = SP, 2 = tmpHI, 1 = hi, 0 = lo
                ALU8OP  = 5'bxxxxx;
                ALU8OP  = 5'bxxxxx;
                ALU16OP = 3'b000;                                       // NOP, post inc
                ALU16OP = 3'b000;                                       // NOP, post inc
                next_stage = 0;
                next_stage = 0;
                REG_WSEL        = 4'bxxxx;
                REG_WSEL        = 4'bxxxx;
                REG_RSEL        = 4'bxxxx;
                REG_RSEL        = 4'bx0xx;                              // prevents default 4'b0100 which leads to incorrect P flag value in some cases (like RLA)
                M1              = 1;
                M1              = 1;
                MREQ            = 1;
                MREQ            = 1;
                WR                      = 0;
                WR                      = 0;
 
 
                HALT = 0;
                HALT = 0;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.