OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [openarty/] [trunk/] [rtl/] [Makefile] - Diff between revs 3 and 12

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 3 Rev 12
Line 55... Line 55...
JTAGBUS := wbufifo.v wbubus.v wbucompactlines.v                         \
JTAGBUS := wbufifo.v wbubus.v wbucompactlines.v                         \
        wbucompress.v wbudecompress.v wbudeword.v wbuexec.v             \
        wbucompress.v wbudecompress.v wbudeword.v wbuexec.v             \
        wbuidleint.v wbuinput.v wbuoutput.v wbureadcw.v wbusixchar.v    \
        wbuidleint.v wbuinput.v wbuoutput.v wbureadcw.v wbusixchar.v    \
        wbutohex.v
        wbutohex.v
PERIPHERALS:= enetctrl.v fastio.v icontrol.v rtcdate.v rtcgps.v         \
PERIPHERALS:= enetctrl.v fastio.v icontrol.v rtcdate.v rtcgps.v         \
        rxuart.v txuart.v eqspiflash.v llqspi.v flash_config.v          \
        rxuart.v txuart.v eqspiflash.v lleqspi.v flash_config.v         \
        wbicapetwo.v sdspi.v gpsclock_tb.v gpsclock.v wboled.v lloled.v \
        wbicapetwo.v sdspi.v gpsclock_tb.v gpsclock.v wboled.v lloled.v \
        wbscopc.v wbscope.v memdev.v wbddrsdram.v
        wbscopc.v wbscope.v memdev.v wbddrsdram.v
BIGMATH:= bigadd.v bigsmpy.v bigsub.v
BIGMATH:= bigadd.v bigsmpy.v bigsub.v
SOURCES := fastmaster.v builddate.v                                     \
SOURCES := fastmaster.v builddate.v                                     \
        $(CPUSOURCES) $(JTAGBUS) $(PERIPHERALS) $(BIGMATH)
        $(CPUSOURCES) $(JTAGBUS) $(PERIPHERALS) $(BIGMATH)
Line 73... Line 73...
$(VDIRFB)/Vbusmaster__ALL.a: $(VDIRFB)/Vbusmaster.h $(VDIRFB)/Vbusmaster.cpp
$(VDIRFB)/Vbusmaster__ALL.a: $(VDIRFB)/Vbusmaster.h $(VDIRFB)/Vbusmaster.cpp
$(VDIRFB)/Vbusmaster__ALL.a: $(VDIRFB)/Vbusmaster.mk
$(VDIRFB)/Vbusmaster__ALL.a: $(VDIRFB)/Vbusmaster.mk
$(VDIRFB)/Vbusmaster.h $(VDIRFB)/Vbusmaster.cpp $(VDIRFB)/Vbusmaster.mk: $(SLOWSRC)
$(VDIRFB)/Vbusmaster.h $(VDIRFB)/Vbusmaster.cpp $(VDIRFB)/Vbusmaster.mk: $(SLOWSRC)
 
 
$(VDIRFB)/Venetctrl.h $(VDIRFB)/Venetctrl.cpp $(VDIRFB)/Venetctrl.mk: enetctrl.v
$(VDIRFB)/Venetctrl.h $(VDIRFB)/Venetctrl.cpp $(VDIRFB)/Venetctrl.mk: enetctrl.v
$(VDIRFB)/Veqspiflash.h $(VDIRFB)/Veqspiflash.cpp $(VDIRFB)/Veqspiflash.mk: eqspiflash.v llqspi.v
$(VDIRFB)/Veqspiflash.h $(VDIRFB)/Veqspiflash.cpp $(VDIRFB)/Veqspiflash.mk: eqspiflash.v lleqspi.v
$(VDIRFB)/V%.cpp $(VDIRFB)/V%.h $(VDIRFB)/V%.mk: $(FBDIR)/%.v
$(VDIRFB)/V%.cpp $(VDIRFB)/V%.h $(VDIRFB)/V%.mk: $(FBDIR)/%.v
        verilator -cc -y $(CPUDR) $*.v
        verilator -cc -y $(CPUDR) $*.v
 
 
 
 
$(VDIRFB)/V%__ALL.a: $(VDIRFB)/V%.mk
$(VDIRFB)/V%__ALL.a: $(VDIRFB)/V%.mk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.