| Line 16... |
Line 16... |
// Creator: Dan Gisselquist, Ph.D.
|
// Creator: Dan Gisselquist, Ph.D.
|
// Gisselquist Technology, LLC
|
// Gisselquist Technology, LLC
|
//
|
//
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
//
|
//
|
// Copyright (C) 2015-2016, Gisselquist Technology, LLC
|
// Copyright (C) 2015-2017, Gisselquist Technology, LLC
|
//
|
//
|
// This program is free software (firmware): you can redistribute it and/or
|
// This program is free software (firmware): you can redistribute it and/or
|
// modify it under the terms of the GNU General Public License as published
|
// modify it under the terms of the GNU General Public License as published
|
// by the Free Software Foundation, either version 3 of the License, or (at
|
// by the Free Software Foundation, either version 3 of the License, or (at
|
// your option) any later version.
|
// your option) any later version.
|
| Line 28... |
Line 28... |
// This program is distributed in the hope that it will be useful, but WITHOUT
|
// This program is distributed in the hope that it will be useful, but WITHOUT
|
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
|
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
// for more details.
|
// for more details.
|
//
|
//
|
|
// You should have received a copy of the GNU General Public License along
|
|
// with this program. (It's in the $(ROOT)/doc directory, run make with no
|
|
// target there if the PDF file isn't present.) If not, see
|
|
// <http://www.gnu.org/licenses/> for a copy.
|
|
//
|
// License: GPL, v3, as defined and found on www.gnu.org,
|
// License: GPL, v3, as defined and found on www.gnu.org,
|
// http://www.gnu.org/licenses/gpl.html
|
// http://www.gnu.org/licenses/gpl.html
|
//
|
//
|
//
|
//
|
////////////////////////////////////////////////////////////////////////////////
|
////////////////////////////////////////////////////////////////////////////////
|
//
|
//
|
//
|
//
|
module memdev(i_clk, i_wb_cyc, i_wb_stb, i_wb_we, i_wb_addr, i_wb_data,
|
module memdev(i_clk, i_wb_cyc, i_wb_stb, i_wb_we, i_wb_addr, i_wb_data, i_wb_sel,
|
o_wb_ack, o_wb_stall, o_wb_data);
|
o_wb_ack, o_wb_stall, o_wb_data);
|
parameter AW=15, DW=32, EXTRACLOCK= 0;
|
parameter LGMEMSZ=15, DW=32, EXTRACLOCK= 0;
|
|
localparam AW = LGMEMSZ - 2;
|
input i_clk, i_wb_cyc, i_wb_stb, i_wb_we;
|
input i_clk, i_wb_cyc, i_wb_stb, i_wb_we;
|
input [(AW-1):0] i_wb_addr;
|
input [(AW-1):0] i_wb_addr;
|
input [(DW-1):0] i_wb_data;
|
input [(DW-1):0] i_wb_data;
|
|
input [(DW/8-1):0] i_wb_sel;
|
output reg o_wb_ack;
|
output reg o_wb_ack;
|
output wire o_wb_stall;
|
output wire o_wb_stall;
|
output reg [(DW-1):0] o_wb_data;
|
output reg [(DW-1):0] o_wb_data;
|
|
|
wire w_wstb, w_stb;
|
wire w_wstb, w_stb;
|
wire [(DW-1):0] w_data;
|
wire [(DW-1):0] w_data;
|
wire [(AW-1):0] w_addr;
|
wire [(AW-1):0] w_addr;
|
|
wire [(DW/8-1):0] w_sel;
|
|
|
generate
|
generate
|
if (EXTRACLOCK == 0)
|
if (EXTRACLOCK == 0)
|
begin
|
begin
|
|
|
assign w_wstb = (i_wb_stb)&&(i_wb_we);
|
assign w_wstb = (i_wb_stb)&&(i_wb_we);
|
assign w_stb = i_wb_stb;
|
assign w_stb = i_wb_stb;
|
assign w_addr = i_wb_addr;
|
assign w_addr = i_wb_addr;
|
assign w_data = i_wb_data;
|
assign w_data = i_wb_data;
|
|
assign w_sel = i_wb_sel;
|
|
|
end else begin
|
end else begin
|
|
|
reg last_wstb, last_stb;
|
reg last_wstb, last_stb;
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
last_wstb <= (i_wb_stb)&&(i_wb_we);
|
last_wstb <= (i_wb_stb)&&(i_wb_we);
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
last_stb <= (i_wb_stb);
|
last_stb <= (i_wb_stb);
|
|
|
reg [(DW-1):0] last_data;
|
|
reg [(AW-1):0] last_addr;
|
reg [(AW-1):0] last_addr;
|
|
reg [(DW-1):0] last_data;
|
|
reg [(DW/8-1):0] last_sel;
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
last_data <= i_wb_data;
|
last_data <= i_wb_data;
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
last_addr <= i_wb_addr;
|
last_addr <= i_wb_addr;
|
|
always @(posedge i_clk)
|
|
last_sel <= i_wb_sel;
|
|
|
assign w_wstb = last_wstb;
|
assign w_wstb = last_wstb;
|
assign w_stb = last_stb;
|
assign w_stb = last_stb;
|
assign w_addr = last_addr;
|
assign w_addr = last_addr;
|
assign w_data = last_data;
|
assign w_data = last_data;
|
|
assign w_sel = last_sel;
|
end endgenerate
|
end endgenerate
|
|
|
reg [(DW-1):0] mem [0:((1<<AW)-1)];
|
reg [(DW-1):0] mem [0:((1<<AW)-1)];
|
|
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
o_wb_data <= mem[w_addr];
|
o_wb_data <= mem[w_addr];
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
if (w_wstb)
|
begin
|
mem[w_addr] <= w_data;
|
if ((w_wstb)&&(w_sel[3]))
|
|
mem[w_addr][31:24] <= w_data[31:24];
|
|
if ((w_wstb)&&(w_sel[2]))
|
|
mem[w_addr][23:16] <= w_data[23:16];
|
|
if ((w_wstb)&&(w_sel[1]))
|
|
mem[w_addr][15: 8] <= w_data[15:8];
|
|
if ((w_wstb)&&(w_sel[0]))
|
|
mem[w_addr][ 7: 0] <= w_data[7:0];
|
|
end
|
|
|
always @(posedge i_clk)
|
always @(posedge i_clk)
|
o_wb_ack <= (w_stb);
|
o_wb_ack <= (w_stb);
|
assign o_wb_stall = 1'b0;
|
assign o_wb_stall = 1'b0;
|
|
|
endmodule
|
endmodule
|
