OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [bench/] [verilog/] [tb_openMSP430.v] - Diff between revs 72 and 94

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 72 Rev 94
Line 29... Line 29...
//
//
// *Author(s):
// *Author(s):
//              - Olivier Girard,    olgirard@gmail.com
//              - Olivier Girard,    olgirard@gmail.com
//
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// $Rev: 72 $
// $Rev: 94 $
// $LastChangedBy: olivier.girard $
// $LastChangedBy: olivier.girard $
// $LastChangedDate: 2010-08-01 20:54:37 +0200 (Sun, 01 Aug 2010) $
// $LastChangedDate: 2011-02-24 21:33:35 +0100 (Thu, 24 Feb 2011) $
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
`include "timescale.v"
`include "timescale.v"
`include "openMSP430_defines.v"
`include "openMSP430_defines.v"
 
 
 
 
Line 168... Line 168...
//
//
// Initialize ROM
// Initialize ROM
//------------------------------
//------------------------------
initial
initial
  begin
  begin
     $readmemh("./pmem.mem", pmem_0.mem);
     #10 $readmemh("./pmem.mem", pmem_0.mem);
  end
  end
 
 
//
//
// Generate Clock & Reset
// Generate Clock & Reset
//------------------------------
//------------------------------
Line 504... Line 504...
   `endif
   `endif
  end
  end
 
 
initial // Normal end of test
initial // Normal end of test
  begin
  begin
     @(inst_pc===16'hffff)
     @(negedge stimulus_done);
 
     wait(inst_pc=='hffff);
 
 
     $display(" ===============================================");
     $display(" ===============================================");
     if (error!=0)
     if (error!=0)
       begin
       begin
          $display("|               SIMULATION FAILED               |");
          $display("|               SIMULATION FAILED               |");
          $display("|     (some verilog stimulus checks failed)     |");
          $display("|     (some verilog stimulus checks failed)     |");

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.