OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [rtl/] [verilog/] [omsp_watchdog.v] - Diff between revs 34 and 84

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 34 Rev 84
Line 29... Line 29...
//
//
// *Author(s):
// *Author(s):
//              - Olivier Girard,    olgirard@gmail.com
//              - Olivier Girard,    olgirard@gmail.com
//
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// $Rev: 34 $
// $Rev: 84 $
// $LastChangedBy: olivier.girard $
// $LastChangedBy: olivier.girard $
// $LastChangedDate: 2009-12-29 20:10:34 +0100 (Tue, 29 Dec 2009) $
// $LastChangedDate: 2011-01-23 21:00:36 +0100 (Sun, 23 Jan 2011) $
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
`include "timescale.v"
`include "timescale.v"
`include "openMSP430_defines.v"
`include "openMSP430_defines.v"
 
 
module  omsp_watchdog (
module  omsp_watchdog (
Line 158... Line 158...
always @ (posedge mclk or posedge puc)
always @ (posedge mclk or posedge puc)
  if (puc)  nmi_sync <= 3'h0;
  if (puc)  nmi_sync <= 3'h0;
  else      nmi_sync <= {nmi_sync[1:0], nmi};
  else      nmi_sync <= {nmi_sync[1:0], nmi};
 
 
// Edge detection
// Edge detection
wire        nmi_re    = ~nmi_sync[2] &  nmi_sync[0] & nmie;
wire        nmi_re    = ~nmi_sync[2] &  nmi_sync[1] & nmie;
wire        nmi_fe    =  nmi_sync[2] & ~nmi_sync[0] & nmie;
wire        nmi_fe    =  nmi_sync[2] & ~nmi_sync[1] & nmie;
 
 
// NMI event
// NMI event
wire        nmi_evt   = wdtctl[6] ? nmi_fe : nmi_re;
wire        nmi_evt   = wdtctl[6] ? nmi_fe : nmi_re;
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.