| Line 34... |
Line 34... |
//
|
//
|
// *Author(s):
|
// *Author(s):
|
// - Olivier Girard, olgirard@gmail.com
|
// - Olivier Girard, olgirard@gmail.com
|
//
|
//
|
//----------------------------------------------------------------------------
|
//----------------------------------------------------------------------------
|
// $Rev: 151 $
|
// $Rev: 154 $
|
// $LastChangedBy: olivier.girard $
|
// $LastChangedBy: olivier.girard $
|
// $LastChangedDate: 2012-07-23 00:24:11 +0200 (Mon, 23 Jul 2012) $
|
// $LastChangedDate: 2012-10-15 22:44:20 +0200 (Mon, 15 Oct 2012) $
|
//----------------------------------------------------------------------------
|
//----------------------------------------------------------------------------
|
//`define OMSP_NO_INCLUDE
|
//`define OMSP_NO_INCLUDE
|
`ifdef OMSP_NO_INCLUDE
|
`ifdef OMSP_NO_INCLUDE
|
`else
|
`else
|
`include "openMSP430_undefines.v"
|
`include "openMSP430_undefines.v"
|
| Line 203... |
Line 203... |
// you are doing :-P
|
// you are doing :-P
|
//
|
//
|
//============================================================================
|
//============================================================================
|
|
|
//-------------------------------------------------------
|
//-------------------------------------------------------
|
|
// Select serial debug interface protocol
|
|
//-------------------------------------------------------
|
|
// DBG_UART -> Enable UART (8N1) debug interface
|
|
// DBG_I2C -> Enable I2C debug interface
|
|
//-------------------------------------------------------
|
|
`define DBG_UART
|
|
//`define DBG_I2C
|
|
|
|
|
|
//-------------------------------------------------------
|
|
// Enable the I2C broadcast address
|
|
//-------------------------------------------------------
|
|
// For multicore systems, a common I2C broadcast address
|
|
// can be given to all oMSP cores in order to
|
|
// synchronously RESET, START, STOP, or STEP all CPUs
|
|
// at once with a single I2C command.
|
|
// If you have a single openMSP430 in your system,
|
|
// this option can stay commented-out.
|
|
//-------------------------------------------------------
|
|
//`define DBG_I2C_BROADCAST
|
|
|
|
|
|
//-------------------------------------------------------
|
// Number of hardware breakpoint/watchpoint units
|
// Number of hardware breakpoint/watchpoint units
|
// (each unit contains two hardware addresses available
|
// (each unit contains two hardware addresses available
|
// for breakpoints or watchpoints):
|
// for breakpoints or watchpoints):
|
// - DBG_HWBRK_0 -> Include hardware breakpoints unit 0
|
// - DBG_HWBRK_0 -> Include hardware breakpoints unit 0
|
// - DBG_HWBRK_1 -> Include hardware breakpoints unit 1
|
// - DBG_HWBRK_1 -> Include hardware breakpoints unit 1
|
| Line 247... |
Line 270... |
// (i.e. the *_SIZE divided by 2)
|
// (i.e. the *_SIZE divided by 2)
|
//-------------------------------------------------------
|
//-------------------------------------------------------
|
|
|
// Custom Program memory (enabled with PMEM_SIZE_CUSTOM)
|
// Custom Program memory (enabled with PMEM_SIZE_CUSTOM)
|
`define PMEM_CUSTOM_AWIDTH 10
|
`define PMEM_CUSTOM_AWIDTH 10
|
`define PMEM_CUSTOM_SIZE 2028
|
`define PMEM_CUSTOM_SIZE 2048
|
|
|
// Custom Data memory (enabled with DMEM_SIZE_CUSTOM)
|
// Custom Data memory (enabled with DMEM_SIZE_CUSTOM)
|
`define DMEM_CUSTOM_AWIDTH 6
|
`define DMEM_CUSTOM_AWIDTH 6
|
`define DMEM_CUSTOM_SIZE 128
|
`define DMEM_CUSTOM_SIZE 128
|
|
|
| Line 773... |
Line 796... |
//`define DBG_UART_BAUD 921600
|
//`define DBG_UART_BAUD 921600
|
`define DBG_UART_BAUD 2000000
|
`define DBG_UART_BAUD 2000000
|
`define DBG_DCO_FREQ 20000000
|
`define DBG_DCO_FREQ 20000000
|
`define DBG_UART_CNT ((`DBG_DCO_FREQ/`DBG_UART_BAUD)-1)
|
`define DBG_UART_CNT ((`DBG_DCO_FREQ/`DBG_UART_BAUD)-1)
|
|
|
// Debug interface selection
|
|
// `define DBG_UART -> Enable UART (8N1) debug interface
|
|
// `define DBG_JTAG -> DON'T UNCOMMENT, NOT SUPPORTED
|
|
//
|
|
`define DBG_UART
|
|
//`define DBG_JTAG
|
|
|
|
// Debug interface input synchronizer
|
// Debug interface input synchronizer
|
`define SYNC_DBG_UART_RXD
|
`define SYNC_DBG_UART_RXD
|
|
|
// Enable/Disable the hardware breakpoint RANGE mode
|
// Enable/Disable the hardware breakpoint RANGE mode
|
`ifdef DBG_HWBRK_RANGE
|
`ifdef DBG_HWBRK_RANGE
|
| Line 796... |
Line 812... |
`define DBG_UART_XFER_CNT_W 16
|
`define DBG_UART_XFER_CNT_W 16
|
|
|
// Check configuration
|
// Check configuration
|
`ifdef DBG_EN
|
`ifdef DBG_EN
|
`ifdef DBG_UART
|
`ifdef DBG_UART
|
`ifdef DBG_JTAG
|
`ifdef DBG_I2C
|
CONFIGURATION ERROR: JTAG AND UART DEBUG INTERFACE ARE BOTH ENABLED
|
CONFIGURATION ERROR: I2C AND UART DEBUG INTERFACE ARE BOTH ENABLED
|
`endif
|
`endif
|
`else
|
`else
|
`ifdef DBG_JTAG
|
`ifdef DBG_I2C
|
CONFIGURATION ERROR: JTAG INTERFACE NOT SUPPORTED
|
|
`else
|
`else
|
CONFIGURATION ERROR: JTAG OR UART DEBUG INTERFACE SHOULD BE ENABLED
|
CONFIGURATION ERROR: I2C OR UART DEBUG INTERFACE SHOULD BE ENABLED
|
`endif
|
`endif
|
`endif
|
`endif
|
`endif
|
`endif
|
|
|
//
|
//
|
