OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [run/] [run_all] - Diff between revs 149 and 154

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 149 Rev 154
Line 78... Line 78...
../bin/msp430sim clock_module_asic        | tee ./log/clock_module_asic.log
../bin/msp430sim clock_module_asic        | tee ./log/clock_module_asic.log
../bin/msp430sim clock_module_asic_mclk   | tee ./log/clock_module_asic_mclk.log
../bin/msp430sim clock_module_asic_mclk   | tee ./log/clock_module_asic_mclk.log
../bin/msp430sim clock_module_asic_smclk  | tee ./log/clock_module_asic_smclk.log
../bin/msp430sim clock_module_asic_smclk  | tee ./log/clock_module_asic_smclk.log
../bin/msp430sim clock_module_asic_lfxt   | tee ./log/clock_module_asic_lfxt.log
../bin/msp430sim clock_module_asic_lfxt   | tee ./log/clock_module_asic_lfxt.log
 
 
# Serial Debug Interface
# Serial Debug Interface (UART)
../bin/msp430sim dbg_uart                 | tee ./log/dbg_uart.log
../bin/msp430sim dbg_uart                 | tee ./log/dbg_uart.log
../bin/msp430sim dbg_uart_sync            | tee ./log/dbg_uart_sync.log
../bin/msp430sim dbg_uart_sync            | tee ./log/dbg_uart_sync.log
../bin/msp430sim dbg_cpu                  | tee ./log/dbg_cpu.log
../bin/msp430sim dbg_uart_cpu             | tee ./log/dbg_uart_cpu.log
../bin/msp430sim dbg_mem                  | tee ./log/dbg_mem.log
../bin/msp430sim dbg_uart_mem             | tee ./log/dbg_uart_mem.log
../bin/msp430sim dbg_hwbrk0               | tee ./log/dbg_hwbrk0.log
../bin/msp430sim dbg_uart_hwbrk0          | tee ./log/dbg_uart_hwbrk0.log
../bin/msp430sim dbg_hwbrk1               | tee ./log/dbg_hwbrk1.log
../bin/msp430sim dbg_uart_hwbrk1          | tee ./log/dbg_uart_hwbrk1.log
../bin/msp430sim dbg_hwbrk2               | tee ./log/dbg_hwbrk2.log
../bin/msp430sim dbg_uart_hwbrk2          | tee ./log/dbg_uart_hwbrk2.log
../bin/msp430sim dbg_hwbrk3               | tee ./log/dbg_hwbrk3.log
../bin/msp430sim dbg_uart_hwbrk3          | tee ./log/dbg_uart_hwbrk3.log
../bin/msp430sim dbg_rdwr                 | tee ./log/dbg_rdwr.log
../bin/msp430sim dbg_uart_rdwr            | tee ./log/dbg_uart_rdwr.log
../bin/msp430sim dbg_halt_irq             | tee ./log/dbg_halt_irq.log
../bin/msp430sim dbg_uart_halt_irq        | tee ./log/dbg_uart_halt_irq.log
../bin/msp430sim dbg_onoff                | tee ./log/dbg_onoff.log
../bin/msp430sim dbg_uart_onoff           | tee ./log/dbg_uart_onoff.log
../bin/msp430sim dbg_onoff_asic           | tee ./log/dbg_onoff_asic.log
../bin/msp430sim dbg_uart_onoff_asic      | tee ./log/dbg_uart_onoff_asic.log
 
 
 
# Serial Debug Interface (I2C)
 
../bin/msp430sim dbg_i2c                  | tee ./log/dbg_i2c.log
 
../bin/msp430sim dbg_i2c_sync             | tee ./log/dbg_i2c_sync.log
 
../bin/msp430sim dbg_i2c_cpu              | tee ./log/dbg_i2c_cpu.log
 
../bin/msp430sim dbg_i2c_mem              | tee ./log/dbg_i2c_mem.log
 
../bin/msp430sim dbg_i2c_hwbrk0           | tee ./log/dbg_i2c_hwbrk0.log
 
../bin/msp430sim dbg_i2c_hwbrk1           | tee ./log/dbg_i2c_hwbrk1.log
 
../bin/msp430sim dbg_i2c_hwbrk2           | tee ./log/dbg_i2c_hwbrk2.log
 
../bin/msp430sim dbg_i2c_hwbrk3           | tee ./log/dbg_i2c_hwbrk3.log
 
../bin/msp430sim dbg_i2c_rdwr             | tee ./log/dbg_i2c_rdwr.log
 
../bin/msp430sim dbg_i2c_halt_irq         | tee ./log/dbg_i2c_halt_irq.log
 
../bin/msp430sim dbg_i2c_onoff            | tee ./log/dbg_i2c_onoff.log
 
../bin/msp430sim dbg_i2c_onoff_asic       | tee ./log/dbg_i2c_onoff_asic.log
 
 
# SFR test patterns
# SFR test patterns
../bin/msp430sim sfr                      | tee ./log/sfr.log
../bin/msp430sim sfr                      | tee ./log/sfr.log
 
 
# SCAN test patterns (only to increase coverage)
# SCAN test patterns (only to increase coverage)
Line 119... Line 133...
../bin/msp430sim tA_compare               | tee ./log/tA_compare.log
../bin/msp430sim tA_compare               | tee ./log/tA_compare.log
../bin/msp430sim tA_output                | tee ./log/tA_output.log
../bin/msp430sim tA_output                | tee ./log/tA_output.log
../bin/msp430sim tA_capture               | tee ./log/tA_capture.log
../bin/msp430sim tA_capture               | tee ./log/tA_capture.log
../bin/msp430sim tA_clkmux                | tee ./log/tA_clkmux.log
../bin/msp430sim tA_clkmux                | tee ./log/tA_clkmux.log
 
 
 
# Simple full duplex UART (8N1 protocol)
 
#../bin/msp430sim uart                    | tee ./log/uart.log
 
 
 
 
# Hardware multiplier test patterns
# Hardware multiplier test patterns
../bin/msp430sim mpy_basic                | tee ./log/mpy_basic.log
../bin/msp430sim mpy_basic                | tee ./log/mpy_basic.log
 
 
 
 
# Report regression results
# Report regression results
../bin/parse_results
../bin/parse_results
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.