OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dbg_uart.v] - Diff between revs 19 and 33

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 33
Line 30... Line 30...
/*                                                                           */
/*                                                                           */
/* Author(s):                                                                */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* $Rev: 19 $                                                                */
/* $Rev: 33 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2009-08-04 23:47:15 +0200 (Tue, 04 Aug 2009) $          */
/* $LastChangedDate: 2009-12-29 19:18:00 +0100 (Tue, 29 Dec 2009) $          */
/*===========================================================================*/
/*===========================================================================*/
 
 
`define LONG_TIMEOUT
`define LONG_TIMEOUT
 
 
reg  [3:0] dbg_id_rom;
reg  [3:0] dbg_id_pmem;
reg  [3:0] dbg_id_ram;
reg  [3:0] dbg_id_dmem;
reg [31:0] dbg_id;
reg [31:0] dbg_id;
 
 
initial
initial
   begin
   begin
      $display(" ===============================================");
      $display(" ===============================================");
Line 54... Line 54...
      // SEND UART SYNCHRONIZATION FRAME
      // SEND UART SYNCHRONIZATION FRAME
      dbg_uart_tx(DBG_SYNC);
      dbg_uart_tx(DBG_SYNC);
 
 
      // TEST CPU REGISTERS
      // TEST CPU REGISTERS
      //--------------------------------------------------------
      //--------------------------------------------------------
      dbg_id_rom = `ROM_AWIDTH;
      dbg_id_pmem = `PMEM_AWIDTH;
      dbg_id_ram = `RAM_AWIDTH;
      dbg_id_dmem = `DMEM_AWIDTH;
      dbg_id     = {`DBG_ID, dbg_id_rom, dbg_id_ram};
      dbg_id      = {`DBG_ID, dbg_id_pmem, dbg_id_dmem};
 
 
      dbg_uart_wr(CPU_ID_LO  ,  16'hffff);
      dbg_uart_wr(CPU_ID_LO  ,  16'hffff);
      dbg_uart_rd(CPU_ID_LO);
      dbg_uart_rd(CPU_ID_LO);
      if (dbg_uart_buf !== dbg_id[15:0])  tb_error("====== CPU_ID_LO uncorrect =====");
      if (dbg_uart_buf !== dbg_id[15:0])  tb_error("====== CPU_ID_LO uncorrect =====");
      dbg_uart_wr(CPU_ID_LO  ,  16'h0000);
      dbg_uart_wr(CPU_ID_LO  ,  16'h0000);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.