OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [dbg_uart_onoff_asic.v] - Diff between revs 200 and 202

Show entire file | Details | Blame | View Log

Rev 200 Rev 202
Line 241... Line 241... 
      irq[`IRQ_NR-15] = 1'b0;
 
      irq[`IRQ_NR-15] = 1'b0;
 
 
 
 
 
      stimulus_done = 1;
 
      stimulus_done = 1;
 
 
 
 
 
  `else
 
  `else
 
      $display(" ===============================================");
 
      tb_skip_finish("|   (this test is not supported in FPGA mode)   |");
 
      $display("|               SIMULATION SKIPPED              |");
 
 
 
      $display("|   (this test is not supported in FPGA mode)   |");
 
 
 
      $display(" ===============================================");
 
 
 
      $finish;
 
 
 
  `endif
 
  `endif
 
`else
 
`else
 
 
 
      tb_skip_finish("|   (serial debug interface UART not included)  |");
 
       $display(" ===============================================");
 
 
 
       $display("|               SIMULATION SKIPPED              |");
 
 
 
       $display("|   (serial debug interface UART not included)  |");
 
 
 
       $display(" ===============================================");
 
 
 
       $finish;
 
 
 
`endif
 
`endif
 
`else
 
`else
 
 
 
      tb_skip_finish("|      (serial debug interface not included)    |");
 
       $display(" ===============================================");
 
 
 
       $display("|               SIMULATION SKIPPED              |");
 
 
 
       $display("|      (serial debug interface not included)    |");
 
 
 
       $display(" ===============================================");
 
 
 
       $finish;
 
 
 
`endif
 
`endif
 
   end
 
   end
 
 
 
 
 
 
 
 
 
 No newline at end of file
 
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.