OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [sing-op_sxt.s43] - Diff between revs 111 and 141

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 111 Rev 141
Line 27... Line 27...
/*                                                                           */
/*                                                                           */
/* Author(s):                                                                */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* $Rev: 111 $                                                                */
/* $Rev: 141 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $          */
/* $LastChangedDate: 2012-05-05 23:22:06 +0200 (Sat, 05 May 2012) $          */
/*===========================================================================*/
/*===========================================================================*/
 
 
.set    DMEM_BASE, (__data_start     )
.include "pmem_defs.asm"
.set    DMEM_200,  (__data_start+0x00)
 
.set    DMEM_202,  (__data_start+0x02)
 
.set    DMEM_204,  (__data_start+0x04)
 
.set    DMEM_206,  (__data_start+0x06)
 
.set    DMEM_208,  (__data_start+0x08)
 
.set    DMEM_209,  (__data_start+0x09)
 
.set    DMEM_20A,  (__data_start+0x0A)
 
.set    DMEM_20B,  (__data_start+0x0B)
 
.set    DMEM_20C,  (__data_start+0x0C)
 
.set    DMEM_20D,  (__data_start+0x0D)
 
.set    DMEM_20E,  (__data_start+0x0E)
 
.set    DMEM_20F,  (__data_start+0x0F)
 
.set    DMEM_210,  (__data_start+0x10)
 
.set    DMEM_212,  (__data_start+0x12)
 
.set    DMEM_214,  (__data_start+0x14)
 
.set    DMEM_216,  (__data_start+0x16)
 
.set    DMEM_218,  (__data_start+0x18)
 
.set    DMEM_219,  (__data_start+0x19)
 
.set    DMEM_21A,  (__data_start+0x1A)
 
.set    DMEM_21B,  (__data_start+0x1B)
 
.set    DMEM_21C,  (__data_start+0x1C)
 
.set    DMEM_21D,  (__data_start+0x1D)
 
.set    DMEM_21E,  (__data_start+0x1E)
 
.set    DMEM_21F,  (__data_start+0x1F)
 
.set    DMEM_220,  (__data_start+0x20)
 
.set    DMEM_222,  (__data_start+0x22)
 
.set    DMEM_224,  (__data_start+0x24)
 
 
 
.global main
.global main
 
 
main:
main:
        /* -------------- TEST INSTRUCTION IN WORD MODE ------------------- */
        /* -------------- TEST INSTRUCTION IN WORD MODE ------------------- */
Line 153... Line 126...
.set   EDE_21E,  DMEM_21E
.set   EDE_21E,  DMEM_21E
 
 
        mov     #0x0100, r2        ;# Test 1
        mov     #0x0100, r2        ;# Test 1
        mov     #0x7524, &DMEM_218
        mov     #0x7524, &DMEM_218
        mov     #0xaaaa, &DMEM_21A
        mov     #0xaaaa, &DMEM_21A
        sxt     EDE_218            ;# SXT (mem0c=0x7524  => {mem0c=0x0024)
        sxt     EDE_218+PMEM_LENGTH            ;# SXT (mem0c=0x7524  => {mem0c=0x0024)
        mov          r2, r5
        mov          r2, r5
 
 
        mov     #0x0100, r2        ;# Test 2
        mov     #0x0100, r2        ;# Test 2
        mov     #0x1cb6, &DMEM_21A
        mov     #0x1cb6, &DMEM_21A
        mov     #0xaaaa, &DMEM_21C
        mov     #0xaaaa, &DMEM_21C
        sxt     EDE_21A            ;# SXT (mem0d=0x1cb6  => {mem0d=0xffb6)
        sxt     EDE_21A+PMEM_LENGTH            ;# SXT (mem0d=0x1cb6  => {mem0d=0xffb6)
        mov          r2, r7
        mov          r2, r7
 
 
        mov     #0x5000, r15
        mov     #0x5000, r15
 
 
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.