OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [doc/] [html/] [peripherals.html] - Diff between revs 225 and 226

Show entire file | Details | Blame | View Log

Rev 225 Rev 226
Line 104... Line 104...
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tr>
<tr align="center">
<tr align="center">
<td>DCOCTL</td>
<td>DCOCTL</td>
<td>0x0004</td>
<td>0x0056</td>
<td colspan="8"><small><i>not implemented</i></small></td>
<td colspan="8"><small><i>not implemented</i></small></td>
</tr>
</tr>
<tr align="center">
<tr align="center">
<td>BCSTL1</td>
<td>BCSCTL1</td>
<td>0x0006</td>
<td>0x0057</td>
<td colspan="2"><small><i>unused</i></small></td>
<td colspan="2"><small><i>unused</i></small></td>
<td colspan="2"><b>DIVAx</b></td>
<td colspan="2"><b>DIVAx</b></td>
<td colspan="4"><small><i>unused</i></small></td>
<td colspan="4"><small><i>unused</i></small></td>
</tr>
</tr>
<tr align="center">
<tr align="center">
<td>BCSTL2</td>
<td>BCSCTL2</td>
<td>0x0008</td>
<td>0x0058</td>
<td colspan="4"><small><i>unused</i></small></td>
<td colspan="4"><small><i>unused</i></small></td>
<td colspan="1"><b>SELS</b></td>
<td colspan="1"><b>SELS</b></td>
<td colspan="2"><b>DIVSx</b></td>
<td colspan="2"><b>DIVSx</b></td>
<td colspan="1"><small><i>unused</i></small></td>
<td colspan="1"><small><i>unused</i></small></td>
</tr>
</tr>
Line 160... Line 160...
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tr>
<tr align="center">
<tr align="center">
<td>DCOCTL</td>
<td>DCOCTL</td>
<td>0x0004</td>
<td>0x0056</td>
<td colspan="8"><small><i>not implemented</i></small></td>
<td colspan="8"><small><i>not implemented</i></small></td>
</tr>
</tr>
<tr align="center">
<tr align="center">
<td>BCSTL1</td>
<td>BCSCTL1</td>
<td>0x0006</td>
<td>0x0057</td>
<td colspan="2"><small><i>unused</i></small></td>
<td colspan="2"><small><i>unused</i></small></td>
<td colspan="2"><b>DIVAx</b></td>
<td colspan="2"><b>DIVAx</b></td>
<td colspan="1"><b><small>DMA_SCG1</small></b></td>
<td colspan="1"><b><small>DMA_SCG1</small></b></td>
<td colspan="1"><b><small>DMA_SCG0</small></b></td>
<td colspan="1"><b><small>DMA_SCG0</small></b></td>
<td colspan="1"><b><small>DMA_OSCOFF</small></b></td>
<td colspan="1"><b><small>DMA_OSCOFF</small></b></td>
<td colspan="1"><b><small>DMA_CPUOFF</small></b></td>
<td colspan="1"><b><small>DMA_CPUOFF</small></b></td>
</tr>
</tr>
<tr align="center">
<tr align="center">
<td>BCSTL2</td>
<td>BCSCTL2</td>
<td>0x0008</td>
<td>0x0058</td>
<td colspan="1"><b>SELMx</b></td>
<td colspan="1"><b>SELMx</b></td>
<td colspan="1"><small><i>unused</i></small></td>
<td colspan="1"><small><i>unused</i></small></td>
<td colspan="2"><b>DIVMx</b></td>
<td colspan="2"><b>DIVMx</b></td>
<td colspan="1"><b>SELS</b></td>
<td colspan="1"><b>SELS</b></td>
<td colspan="2"><b>DIVSx</b></td>
<td colspan="2"><b>DIVSx</b></td>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.