OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [rtl/] [verilog/] [openmsp430/] [openMSP430_undefines.v] - Diff between revs 181 and 193

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 181 Rev 193
Line 164... Line 164...
// Include/Exclude Non-Maskable-Interrupt support
// Include/Exclude Non-Maskable-Interrupt support
`ifdef NMI
`ifdef NMI
`undef NMI
`undef NMI
`endif
`endif
 
 
 
// Number of available IRQs
 
`ifdef IRQ_16
 
`undef IRQ_16
 
`endif
 
`ifdef IRQ_32
 
`undef IRQ_32
 
`endif
 
`ifdef IRQ_64
 
`undef IRQ_64
 
`endif
 
 
// Input synchronizers
// Input synchronizers
`ifdef SYNC_NMI
`ifdef SYNC_NMI
`undef SYNC_NMI
`undef SYNC_NMI
`endif
`endif
`ifdef SYNC_CPU_EN
`ifdef SYNC_CPU_EN
Line 380... Line 391...
`endif
`endif
`ifdef PER_MSB
`ifdef PER_MSB
`undef PER_MSB
`undef PER_MSB
`endif
`endif
 
 
 
// Number of available IRQs
 
`ifdef IRQ_NR
 
`undef IRQ_NR
 
`endif
 
`ifdef IRQ_NR_GE_32
 
`undef IRQ_NR_GE_32
 
`endif
 
 
// Instructions type
// Instructions type
`ifdef INST_SO
`ifdef INST_SO
`undef INST_SO
`undef INST_SO
`endif
`endif
`ifdef INST_JMP
`ifdef INST_JMP

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.