URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_cfgr.v] - Diff between revs 185 and 258

Rev 185	Rev 258
Line 93...	Line 93...
spr_dat_o[`OR1200_UPR_DUP_BITS] = `OR1200_UPR_DUP;	spr_dat_o[`OR1200_UPR_DUP_BITS] = `OR1200_UPR_DUP;
spr_dat_o[`OR1200_UPR_PCUP_BITS] = `OR1200_UPR_PCUP;	spr_dat_o[`OR1200_UPR_PCUP_BITS] = `OR1200_UPR_PCUP;
spr_dat_o[`OR1200_UPR_PMP_BITS] = `OR1200_UPR_PMP;	spr_dat_o[`OR1200_UPR_PMP_BITS] = `OR1200_UPR_PMP;
spr_dat_o[`OR1200_UPR_PICP_BITS] = `OR1200_UPR_PICP;	spr_dat_o[`OR1200_UPR_PICP_BITS] = `OR1200_UPR_PICP;
spr_dat_o[`OR1200_UPR_TTP_BITS] = `OR1200_UPR_TTP;	spr_dat_o[`OR1200_UPR_TTP_BITS] = `OR1200_UPR_TTP;
	spr_dat_o[`OR1200_UPR_FPP_BITS] = `OR1200_UPR_FPP;
spr_dat_o[`OR1200_UPR_RES1_BITS] = `OR1200_UPR_RES1;	spr_dat_o[`OR1200_UPR_RES1_BITS] = `OR1200_UPR_RES1;
spr_dat_o[`OR1200_UPR_CUP_BITS] = `OR1200_UPR_CUP;	spr_dat_o[`OR1200_UPR_CUP_BITS] = `OR1200_UPR_CUP;
`end`	`end`
`OR1200_SPRGRP_SYS_CPUCFGR: begin	`OR1200_SPRGRP_SYS_CPUCFGR: begin
spr_dat_o[`OR1200_CPUCFGR_NSGF_BITS] = `OR1200_CPUCFGR_NSGF;	spr_dat_o[`OR1200_CPUCFGR_NSGF_BITS] = `OR1200_CPUCFGR_NSGF;