OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_cpu.v] - Diff between revs 401 and 481

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 401 Rev 481
Line 310... Line 310...
wire                            id_macrc_op;
wire                            id_macrc_op;
wire                            ex_macrc_op;
wire                            ex_macrc_op;
wire    [`OR1200_MACOP_WIDTH-1:0] id_mac_op;
wire    [`OR1200_MACOP_WIDTH-1:0] id_mac_op;
wire    [`OR1200_MACOP_WIDTH-1:0] mac_op;
wire    [`OR1200_MACOP_WIDTH-1:0] mac_op;
wire    [31:0]                   mult_mac_result;
wire    [31:0]                   mult_mac_result;
wire                            mac_stall;
wire                            mult_mac_stall;
wire    [13:0]                   except_trig;
wire    [13:0]                   except_trig;
wire    [13:0]                   except_stop;
wire    [13:0]                   except_stop;
wire                            genpc_refetch;
wire                            genpc_refetch;
wire                            rfe;
wire                            rfe;
wire                            lsu_unstall;
wire                            lsu_unstall;
Line 642... Line 642...
        .a(operand_a),
        .a(operand_a),
        .b(operand_b),
        .b(operand_b),
        .mac_op(mac_op),
        .mac_op(mac_op),
        .alu_op(alu_op),
        .alu_op(alu_op),
        .result(mult_mac_result),
        .result(mult_mac_result),
        .mac_stall_r(mac_stall),
        .mult_mac_stall(mult_mac_stall),
        .spr_cs(spr_cs[`OR1200_SPR_GROUP_MAC]),
        .spr_cs(spr_cs[`OR1200_SPR_GROUP_MAC]),
        .spr_write(spr_we),
        .spr_write(spr_we),
        .spr_addr(spr_addr),
        .spr_addr(spr_addr),
        .spr_dat_i(spr_dat_cpu),
        .spr_dat_i(spr_dat_cpu),
        .spr_dat_o(spr_dat_mac)
        .spr_dat_o(spr_dat_mac)
Line 783... Line 783...
        .if_stall(if_stall),
        .if_stall(if_stall),
        .lsu_unstall(lsu_unstall),
        .lsu_unstall(lsu_unstall),
        .force_dslot_fetch(force_dslot_fetch),
        .force_dslot_fetch(force_dslot_fetch),
        .abort_ex(abort_ex),
        .abort_ex(abort_ex),
        .du_stall(du_stall),
        .du_stall(du_stall),
        .mac_stall(mac_stall),
        .mac_stall(mult_mac_stall),
        .saving_if_insn(saving_if_insn),
        .saving_if_insn(saving_if_insn),
        .genpc_freeze(genpc_freeze),
        .genpc_freeze(genpc_freeze),
        .if_freeze(if_freeze),
        .if_freeze(if_freeze),
        .id_freeze(id_freeze),
        .id_freeze(id_freeze),
        .ex_freeze(ex_freeze),
        .ex_freeze(ex_freeze),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.