OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_cpu.v] - Diff between revs 481 and 640

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 481 Rev 640
Line 220... Line 220...
wire    [dw-1:0]         id_simm;
wire    [dw-1:0]         id_simm;
wire    [dw-1:2]                id_branch_addrtarget;
wire    [dw-1:2]                id_branch_addrtarget;
wire    [dw-1:2]                ex_branch_addrtarget;
wire    [dw-1:2]                ex_branch_addrtarget;
wire    [`OR1200_ALUOP_WIDTH-1:0]        alu_op;
wire    [`OR1200_ALUOP_WIDTH-1:0]        alu_op;
wire    [`OR1200_ALUOP2_WIDTH-1:0]       alu_op2;
wire    [`OR1200_ALUOP2_WIDTH-1:0]       alu_op2;
wire    [`OR1200_SHROTOP_WIDTH-1:0]      shrot_op;
 
wire    [`OR1200_COMPOP_WIDTH-1:0]       comp_op;
wire    [`OR1200_COMPOP_WIDTH-1:0]       comp_op;
wire    [`OR1200_BRANCHOP_WIDTH-1:0]     pre_branch_op;
wire    [`OR1200_BRANCHOP_WIDTH-1:0]     pre_branch_op;
wire    [`OR1200_BRANCHOP_WIDTH-1:0]     branch_op;
wire    [`OR1200_BRANCHOP_WIDTH-1:0]     branch_op;
wire    [`OR1200_LSUOP_WIDTH-1:0]        id_lsu_op;
wire    [`OR1200_LSUOP_WIDTH-1:0]        id_lsu_op;
wire                            genpc_freeze;
wire                            genpc_freeze;
Line 485... Line 484...
        .rf_rda(rf_rda),
        .rf_rda(rf_rda),
        .rf_rdb(rf_rdb),
        .rf_rdb(rf_rdb),
        .alu_op(alu_op),
        .alu_op(alu_op),
        .alu_op2(alu_op2),
        .alu_op2(alu_op2),
        .mac_op(mac_op),
        .mac_op(mac_op),
        .shrot_op(shrot_op),
 
        .comp_op(comp_op),
        .comp_op(comp_op),
        .rf_addrw(rf_addrw),
        .rf_addrw(rf_addrw),
        .rfwb_op(rfwb_op),
        .rfwb_op(rfwb_op),
        .fpu_op(fpu_op),
        .fpu_op(fpu_op),
        .pc_we(pc_we),
        .pc_we(pc_we),
Line 583... Line 581...
        .b(operand_b),
        .b(operand_b),
        .mult_mac_result(mult_mac_result),
        .mult_mac_result(mult_mac_result),
        .macrc_op(ex_macrc_op),
        .macrc_op(ex_macrc_op),
        .alu_op(alu_op),
        .alu_op(alu_op),
        .alu_op2(alu_op2),
        .alu_op2(alu_op2),
        .shrot_op(shrot_op),
 
        .comp_op(comp_op),
        .comp_op(comp_op),
        .cust5_op(cust5_op),
        .cust5_op(cust5_op),
        .cust5_limm(cust5_limm),
        .cust5_limm(cust5_limm),
        .result(alu_dataout),
        .result(alu_dataout),
        .flagforw(flagforw_alu),
        .flagforw(flagforw_alu),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.