OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_cpu.v] - Diff between revs 847 and 859

Show entire file | Details | Blame | View Log

Rev 847 Rev 859
Line 64... Line 64...
 
 
        // Debug unit
        // Debug unit
        id_void, id_insn, ex_void,
        id_void, id_insn, ex_void,
        ex_insn, ex_freeze, wb_insn, wb_freeze, id_pc, ex_pc, wb_pc, branch_op,
        ex_insn, ex_freeze, wb_insn, wb_freeze, id_pc, ex_pc, wb_pc, branch_op,
        spr_dat_npc, rf_dataw, ex_flushpipe,
        spr_dat_npc, rf_dataw, ex_flushpipe,
        du_stall, du_addr, du_dat_du, du_read, du_write, du_except_stop,
        du_stall, du_addr, du_dat_du, du_read, du_write, du_except_stop, du_flush_pipe,
        du_except_trig, du_dsr, du_dmr1, du_hwbkpt, du_hwbkpt_ls_r, du_dat_cpu,
        du_except_trig, du_dsr, du_dmr1, du_hwbkpt, du_hwbkpt_ls_r, du_dat_cpu,
        du_lsu_store_dat, du_lsu_load_dat,
        du_lsu_store_dat, du_lsu_load_dat,
        abort_mvspr, abort_ex,
        abort_mvspr, abort_ex,
 
 
        // Data interface
        // Data interface
Line 151... Line 151...
output  [13:0]                   du_except_stop;
output  [13:0]                   du_except_stop;
output  [dw-1:0]         du_dat_cpu;
output  [dw-1:0]         du_dat_cpu;
output  [dw-1:0]         rf_dataw;
output  [dw-1:0]         rf_dataw;
output  [dw-1:0]         du_lsu_store_dat;
output  [dw-1:0]         du_lsu_store_dat;
output  [dw-1:0]         du_lsu_load_dat;
output  [dw-1:0]         du_lsu_load_dat;
 
input                           du_flush_pipe;
 
 
//
//
// Data (DC) interface
// Data (DC) interface
//
//
output  [31:0]                   dcpu_adr_o;
output  [31:0]                   dcpu_adr_o;
Line 440... Line 441...
        .spr_dat_i(spr_dat_cpu),
        .spr_dat_i(spr_dat_cpu),
        .spr_pc_we(pc_we),
        .spr_pc_we(pc_we),
        .genpc_refetch(genpc_refetch),
        .genpc_refetch(genpc_refetch),
        .genpc_freeze(genpc_freeze),
        .genpc_freeze(genpc_freeze),
        .no_more_dslot(no_more_dslot),
        .no_more_dslot(no_more_dslot),
        .lsu_stall(lsu_stall)
        .lsu_stall(lsu_stall),
 
        .du_flush_pipe(du_flush_pipe),
 
        .spr_dat_npc(spr_dat_npc)
);
);
 
 
//
//
// Instantiation of instruction fetch block
// Instantiation of instruction fetch block
//
//
Line 532... Line 535...
        .id_macrc_op(id_macrc_op),
        .id_macrc_op(id_macrc_op),
        .ex_macrc_op(ex_macrc_op),
        .ex_macrc_op(ex_macrc_op),
        .rfe(rfe),
        .rfe(rfe),
        .du_hwbkpt(du_hwbkpt),
        .du_hwbkpt(du_hwbkpt),
        .except_illegal(except_illegal),
        .except_illegal(except_illegal),
        .dc_no_writethrough(dc_no_writethrough)
        .dc_no_writethrough(dc_no_writethrough),
 
        .du_flush_pipe(du_flush_pipe)
);
);
 
 
//
//
// Instantiation of register file
// Instantiation of register file
//
//

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.