OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or1k/] [opcode/] [or32.h] - Diff between revs 19 and 220

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 19 Rev 220
Line 186... Line 186...
 
 
/* MM: Returns instruction name from index.  */
/* MM: Returns instruction name from index.  */
extern CONST char *insn_name PARAMS ((int index));
extern CONST char *insn_name PARAMS ((int index));
 
 
/* MM: Constructs new FSM, based on or32_opcodes.  */
/* MM: Constructs new FSM, based on or32_opcodes.  */
extern void build_automata PARAMS ((void));
extern void build_automata PARAMS ((int  quiet));
 
 
/* MM: Destructs FSM.  */
/* MM: Destructs FSM.  */
extern void destruct_automata PARAMS ((void));
extern void destruct_automata PARAMS ((void));
 
 
/* MM: Decodes instruction using FSM.  Call build_automata first.  */
/* MM: Decodes instruction using FSM.  Call build_automata first.  */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.