OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [include/] [OrpsocAccess.h] - Diff between revs 66 and 353

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 66 Rev 353
Line 36... Line 36...
class Vorpsoc_top_orpsoc_top;
class Vorpsoc_top_orpsoc_top;
class Vorpsoc_top_or1200_ctrl;
class Vorpsoc_top_or1200_ctrl;
class Vorpsoc_top_or1200_except;
class Vorpsoc_top_or1200_except;
class Vorpsoc_top_or1200_sprs;
class Vorpsoc_top_or1200_sprs;
class Vorpsoc_top_or1200_dpram;
class Vorpsoc_top_or1200_dpram;
// Main memory access class - will change if main memory size or other parameters change
// Main memory access class - will change if main memory size or other 
class Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000;
// parameters change
 
//Old ram_wbclass: class Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000;
 
class Vorpsoc_top_wb_ram_b3__D20_A19_M800000;
// SoC Arbiter class - will also change if any modifications to bus architecture
// SoC Arbiter class - will also change if any modifications to bus architecture
class Vorpsoc_top_wb_conbus_top__pi1;
class Vorpsoc_top_wb_conbus_top__pi1;
 
 
 
 
//! Access functions to the Verilator model
//! Access functions to the Verilator model
Line 81... Line 83...
  uint8_t   get_mem8 (uint32_t addr);
  uint8_t   get_mem8 (uint32_t addr);
 
 
  void  set_mem32 (uint32_t addr, uint32_t data);
  void  set_mem32 (uint32_t addr, uint32_t data);
  // Trigger a $readmemh for the RAM array
  // Trigger a $readmemh for the RAM array
  void  do_ram_readmemh (void);
  void  do_ram_readmemh (void);
 
  /*
  // Arbiter access functions
  // Arbiter access functions
  uint8_t getWbArbGrant ();
  uint8_t getWbArbGrant ();
  // Master Signal Access functions
  // Master Signal Access functions
  uint32_t  getWbArbMastDatI (uint32_t mast_num);
  uint32_t  getWbArbMastDatI (uint32_t mast_num);
  uint32_t  getWbArbMastDatO (uint32_t mast_num);
  uint32_t  getWbArbMastDatO (uint32_t mast_num);
  uint32_t  getWbArbMastAdrI (uint32_t mast_num);
  uint32_t  getWbArbMastAdrI (uint32_t mast_num);
  uint8_t  getWbArbMastSelI (uint32_t mast_num);
  uint8_t  getWbArbMastSelI (uint32_t mast_num);
  uint8_t getWbArbMastSlaveSelDecoded (uint32_t mast_num);
  uint8_t getWbArbMastSlaveSelDecoded (uint32_t mast_num);
  bool  getWbArbMastWeI (uint32_t mast_num);
  bool  getWbArbMastWeI (uint32_t mast_num);
  bool  getWbArbMastCycI (uint32_t mast_num);
  bool  getWbArbMastCycI (uint32_t mast_num);
  bool  getWbArbMastStbI (uint32_t mast_num);
  bool  getWbArbMastStbI (uint32_t mast_num);
  bool  getWbArbMastAckO (uint32_t mast_num);
  bool  getWbArbMastAckO (uint32_t mast_num);
  bool  getWbArbMastErrO (uint32_t mast_num);
  bool  getWbArbMastErrO (uint32_t mast_num);
 
  */
 
 
 
 
private:
private:
 
 
  // Pointers to modules with accessor functions
  // Pointers to modules with accessor functions
  Vorpsoc_top_or1200_ctrl       *or1200_ctrl;
  Vorpsoc_top_or1200_ctrl       *or1200_ctrl;
  Vorpsoc_top_or1200_except     *or1200_except;
  Vorpsoc_top_or1200_except     *or1200_except;
  Vorpsoc_top_or1200_sprs       *or1200_sprs;
  Vorpsoc_top_or1200_sprs       *or1200_sprs;
  Vorpsoc_top_or1200_dpram      *rf_a;
  Vorpsoc_top_or1200_dpram      *rf_a;
  /*Vorpsoc_top_ram_wb_sc_sw*/Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000 *ram_wb_sc_sw;
  /*Vorpsoc_top_ram_wb_sc_sw*//*Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000*/ Vorpsoc_top_wb_ram_b3__D20_A19_M800000 *ram_wb_sc_sw;
  // Arbiter
  // Arbiter
  Vorpsoc_top_wb_conbus_top__pi1 *wb_arbiter;
  //Vorpsoc_top_wb_conbus_top__pi1 *wb_arbiter;
 
 
};      // OrpsocAccess ()
};      // OrpsocAccess ()
 
 
#endif  // ORPSOC_ACCESS__H
#endif  // ORPSOC_ACCESS__H
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.