OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [include/] [OrpsocAccess.h] - Diff between revs 462 and 862

Show entire file | Details | Blame | View Log

Rev 462 Rev 862
Line 28... Line 28...
 
 
#ifndef ORPSOC_ACCESS__H
#ifndef ORPSOC_ACCESS__H
#define ORPSOC_ACCESS__H
#define ORPSOC_ACCESS__H
 
 
#include <stdint.h>
#include <stdint.h>
 
#define wishbone_ram orpsoc_top->v->ram_wb0->ram_wb_b3_0
 
 
class Vorpsoc_top;
class Vorpsoc_top;
class Vorpsoc_top_orpsoc_top;
class Vorpsoc_top_orpsoc_top;
class Vorpsoc_top_or1200_ctrl;
class Vorpsoc_top_or1200_ctrl;
class Vorpsoc_top_or1200_except;
class Vorpsoc_top_or1200_except;
Line 105... Line 106...
        // Pointers to modules with accessor functions
        // Pointers to modules with accessor functions
         Vorpsoc_top_or1200_ctrl * or1200_ctrl;
         Vorpsoc_top_or1200_ctrl * or1200_ctrl;
        Vorpsoc_top_or1200_except *or1200_except;
        Vorpsoc_top_or1200_except *or1200_except;
        Vorpsoc_top_or1200_sprs *or1200_sprs;
        Vorpsoc_top_or1200_sprs *or1200_sprs;
        Vorpsoc_top_or1200_dpram *rf_a;
        Vorpsoc_top_or1200_dpram *rf_a;
        /*Vorpsoc_top_ram_wb_sc_sw *//*Vorpsoc_top_ram_wb_sc_sw__D20_A19_M800000 *//*Vorpsoc_top_wb_ram_b3__D20_A17_M800000 *ram_wb_sc_sw; */
        Vorpsoc_top *orpsoc_top;
        Vorpsoc_top_ram_wb_b3__pi3 *wishbone_ram;
 
        // Arbiter
 
        //Vorpsoc_top_wb_conbus_top__pi1 *wb_arbiter;
 
 
 
};                              // OrpsocAccess ()
};                              // OrpsocAccess ()
 
 
#endif // ORPSOC_ACCESS__H
#endif // ORPSOC_ACCESS__H
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.