OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [sysc/] [include/] [UartSC.h] - Diff between revs 6 and 63

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 6 Rev 63
Line 24... Line 24... 
 
 
 
 
#ifndef UART_SC__H
 
#ifndef UART_SC__H
 
#define UART_SC__H
 
#define UART_SC__H
 
 
 
 
 
#include "systemc.h"
 
#include "systemc.h"
 
 
 
#include <stdint.h>
 
 
 
 
 
//! Handle UART I/O
 
//! Handle UART I/O
 
 
 
 
 
class UartSC
 
class UartSC
 
  : public sc_core::sc_module
 
  : public sc_core::sc_module

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.