OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [verilog/] [orpsoc_testbench.v] - Diff between revs 360 and 397

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 360 Rev 397
Line 199... Line 199...
      .clk(clk),
      .clk(clk),
      .uart_tx(uart0_stx_pad_o)
      .uart_tx(uart0_stx_pad_o)
      );
      );
 
 
   // UART0 stimulus
   // UART0 stimulus
 
   /*
   uart_stim
   uart_stim
     #(
     #(
        .uart_baudrate_period_ns(8680) // 115200 baud = period 8.68uS
        .uart_baudrate_period_ns(8680) // 115200 baud = period 8.68uS
        )
        )
   uart0_stim
   uart0_stim
     (
     (
      .clk(clk),
      .clk(clk),
      .uart_rx(uart0_srx_pad_i)
      .uart_rx(uart0_srx_pad_i)
      );
      );
 
    */
 
   // UART0 is looped back for now
 
   assign uart0_srx_pad_i = uart0_stx_pad_o;
 
 
`endif //  `ifdef UART0
`endif //  `ifdef UART0
 
 
endmodule // orpsoc_testbench
endmodule // orpsoc_testbench
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.