OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [bench/] [verilog/] [orpsoc_testbench.v] - Diff between revs 403 and 863

Show entire file | Details | Blame | View Log

Rev 403 Rev 863
Line 89... Line 89...
      );
      );
 
 
   //
   //
   // Instantiate OR1200 monitor
   // Instantiate OR1200 monitor
   //
   //
   or1200_monitor monitor();
   or1200_monitor
 
     #(.TEST_NAME_STRING (`TEST_NAME_STRING),
 
       .LOG_DIR("../out"))
 
   monitor();
 
 
`ifndef SIM_QUIET
`ifndef SIM_QUIET
 `define CPU_ic_top or1200_ic_top
 `define CPU_ic_top or1200_ic_top
 `define CPU_dc_top or1200_dc_top
 `define CPU_dc_top or1200_dc_top
   wire ic_en = orpsoc_testbench.dut.or1200_top0.or1200_ic_top.ic_en;
   wire ic_en = orpsoc_testbench.dut.or1200_top0.or1200_ic_top.ic_en;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.