OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [rtl/] [verilog/] [include/] [or1200_defines.v] - Diff between revs 478 and 479

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 478 Rev 479
Line 208... Line 208...
 
 
//
//
// Disable bursts if they are not supported by the
// Disable bursts if they are not supported by the
// memory subsystem (only affect cache line fill)
// memory subsystem (only affect cache line fill)
//
//
`define OR1200_NO_BURSTS
//`define OR1200_NO_BURSTS
//
//
 
 
//
//
// WISHBONE retry counter range
// WISHBONE retry counter range
//
//

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.