OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [boards/] [xilinx/] [ml501/] [sw/] [board/] [include/] [board.h] - Diff between revs 479 and 485

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 479 Rev 485
Line 60... Line 60...
//
//
// OR1200 tick timer period define
// OR1200 tick timer period define
//
//
#define TICKS_PER_SEC   100
#define TICKS_PER_SEC   100
 
 
 
 
 
 
 
//
 
// UART driver configuration
 
// 
 
#define UART_NUM_CORES 1
 
#define UART_BASE_ADDRESSES_CSV UART0_BASE
 
#define UART_BAUD_RATES_CSV UART0_BAUD_RATE
 
 
 
 
#endif
#endif
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.