OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] [orpsoc_top/] [orpsoc_top.v] - Diff between revs 363 and 403

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 363 Rev 403
Line 507... Line 507...
   assign or1200_rst = wb_rst | or1200_dbg_rst;
   assign or1200_rst = wb_rst | or1200_dbg_rst;
 
 
   // 
   // 
   // Instantiation
   // Instantiation
   //    
   //    
   or1200_top or1200_top
   or1200_top or1200_top0
       (
       (
        // Instruction bus, clocks, reset
        // Instruction bus, clocks, reset
        .iwb_clk_i                      (wb_clk),
        .iwb_clk_i                      (wb_clk),
        .iwb_rst_i                      (wb_rst),
        .iwb_rst_i                      (wb_rst),
        .iwb_ack_i                      (wbm_i_or12_ack_i),
        .iwb_ack_i                      (wbm_i_or12_ack_i),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.