OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [Makefile.inc] - Diff between revs 408 and 415

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 408 Rev 415
Line 114... Line 114...
# All software div, mul and FPU
# All software div, mul and FPU
#MACH_FLAGS ?=-msoft-mul -msoft-div -msoft-float
#MACH_FLAGS ?=-msoft-mul -msoft-div -msoft-float
 
 
OR32_CFLAGS ?=-g -nostdlib -O2 $(MARCH_FLAGS) \
OR32_CFLAGS ?=-g -nostdlib -O2 $(MARCH_FLAGS) \
                $(INCLUDE_FLAGS) \
                $(INCLUDE_FLAGS) \
                -I$(SW_ROOT)/lib/include
                -I$(SW_ROOT)/lib/include \
 
 
OR32_LDFLAGS ?=-lgcc -T$(CPU_DRIVER)/link.ld -e 256
 
 
OR32_LDFLAGS ?=-L$(SW_ROOT)/lib -lorpsoc -lgcc -T$(CPU_DRIVER)/link.ld -e 256
OR32_ARFLAGS ?=-r
OR32_ARFLAGS ?=-r
# RTL_VERILOG_INCLUDE_DIR *MUST* be set!
# RTL_VERILOG_INCLUDE_DIR *MUST* be set!
# Backup one - default, but may be wrong!
# Backup one - default, but may be wrong!
RTL_VERILOG_INCLUDE_DIR ?= $(SW_ROOT)/../rtl/verilog/include
RTL_VERILOG_INCLUDE_DIR ?= $(SW_ROOT)/../rtl/verilog/include
 
 
Line 130... Line 131...
OR1200_VERILOG_DEFINES=$(RTL_VERILOG_INCLUDE_DIR)/or1200_defines.v
OR1200_VERILOG_DEFINES=$(RTL_VERILOG_INCLUDE_DIR)/or1200_defines.v
OR1200_PROCESSED_VERILOG_DEFINES=$(SW_ROOT)/lib/include/or1200-defines.h
OR1200_PROCESSED_VERILOG_DEFINES=$(SW_ROOT)/lib/include/or1200-defines.h
 
 
PROCESSED_DEFINES=$(DESIGN_PROCESSED_VERILOG_DEFINES) $(OR1200_PROCESSED_VERILOG_DEFINES)
PROCESSED_DEFINES=$(DESIGN_PROCESSED_VERILOG_DEFINES) $(OR1200_PROCESSED_VERILOG_DEFINES)
 
 
ELF_DEPENDS+= $(SUPPORT_LIBS)
# Mother makefile can set this if extra things are needed to be built and
 
# compild with a certain app.
 
ELF_DEPENDS ?=
 
 
# Set V=1 when calling make to enable verbose output
# Set V=1 when calling make to enable verbose output
# mainly for debugging purposes.
# mainly for debugging purposes.
ifeq ($(V), 1)
ifeq ($(V), 1)
Q=
Q=
Line 175... Line 178...
        $(Q)echo "#endif" >> $@
        $(Q)echo "#endif" >> $@
        $(Q)echo; echo >> $@
        $(Q)echo; echo >> $@
 
 
# Default make
# Default make
%.flashin: %.bin $(UTILS_BIN2HEX)
%.flashin: %.bin $(UTILS_BIN2HEX)
        $(Q)$(UTILS_BIN2HEX) $< 1  -size_word > $@
        $(Q)$(UTILS_BIN2HEX) $< 1  -size_word -pad $(HEX_IMAGE_PADDING) > $@
 
 
%.vmem: %.bin $(UTILS_BIN2VMEM)
%.vmem: %.bin $(UTILS_BIN2VMEM)
        $(Q)$(UTILS_BIN2VMEM) $< > $@
        $(Q)$(UTILS_BIN2VMEM) $< > $@
 
 
%.elf: %.c $(ELF_DEPENDS) $(VECTORS_OBJ)
%.elf: %.c $(VECTORS_OBJ) $(ELF_DEPENDS) $(SUPPORT_LIBS)
        $(Q)$(OR32_CC) $^ $(OR32_CFLAGS) $(OR32_LDFLAGS) -o $@
        $(Q)$(OR32_CC) $< $(VECTORS_OBJ) $(ELF_DEPENDS) $(OR32_CFLAGS) \
 
        $(OR32_LDFLAGS) -o $@
 
 
%.elf: %.S $(ELF_DEPENDS)
%.elf: %.S $(ELF_DEPENDS) $(SUPPORT_LIBS)
        $(Q)$(OR32_CC) $^ $(OR32_CFLAGS) $(OR32_LDFLAGS) -o $@
        $(Q)$(OR32_CC) $< $(ELF_DEPENDS) $(OR32_CFLAGS) $(OR32_LDFLAGS) -o $@
 
 
%.o: %.S
%.o: %.S
        $(Q)$(OR32_CC) $(OR32_CFLAGS) -c $< -o $@
        $(Q)$(OR32_CC) $(OR32_CFLAGS) -c $< -o $@
 
 
%.o: %.c
%.o: %.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.