OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [board/] [include/] [board.h] - Diff between revs 485 and 506

Show entire file | Details | Blame | View Log

Rev 485	Rev 506
Line 13...	Line 13...
`#define UART0_IRQ 2`	`#define UART0_IRQ 2`
`#define UART0_BAUD_RATE 115200`	`#define UART0_BAUD_RATE 115200`

`#define SPI0_BASE 0xb0000000`	`#define SPI0_BASE 0xb0000000`

	`#define INTGEN_BASE 0xe1000000`
	`#define INTGEN_IRQ 19`


`//`	`//`
`// OR1200 tick timer period define`	`// OR1200 tick timer period define`
`//`	`//`
`#define TICKS_PER_SEC 100`	`#define TICKS_PER_SEC 100`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.