URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 349 |
Rev 393 |
?rev1line? |
?rev2line? |
|
OUTPUT_ARCH(or32)
|
|
SEARCH_DIR(.)
|
|
__DYNAMIC = 0;
|
|
|
|
MEMORY
|
|
{
|
|
vectors : ORIGIN = 0, LENGTH = 0x1000
|
|
ram : ORIGIN = 0x1000, LENGTH = (8M - 0x1000)
|
|
}
|
|
|
|
|
|
/*
|
|
* Allocate the stack to be at the top of memory, since the stack
|
|
* grows down.
|
|
*/
|
|
PROVIDE (stack = 128K - 4);
|
|
PROVIDE (_stack = 128K - 4);
|
|
|
|
SECTIONS
|
|
{
|
|
.vectors :
|
|
{
|
|
*(.vectors)
|
|
} > vectors
|
|
|
|
.text : {
|
|
_stext = .;
|
|
*(.text)
|
|
_etext = .;
|
|
__CTOR_LIST__ = .;
|
|
LONG((__CTOR_END__ - __CTOR_LIST__) / 4 - 2)
|
|
*(.ctors)
|
|
LONG(0)
|
|
__CTOR_END__ = .;
|
|
__DTOR_LIST__ = .;
|
|
LONG((__DTOR_END__ - __DTOR_LIST__) / 4 - 2)
|
|
*(.dtors)
|
|
LONG(0)
|
|
__DTOR_END__ = .;
|
|
*(.lit)
|
|
*(.shdata)
|
|
_endtext = .;
|
|
} > ram
|
|
|
|
.rodata : {
|
|
*(.rodata);
|
|
*(.rodata.*)
|
|
} > ram
|
|
|
|
.shbss :
|
|
{
|
|
*(.shbss)
|
|
} > ram
|
|
|
|
.talias :
|
|
{
|
|
} > ram
|
|
|
|
.data : {
|
|
sdata = .;
|
|
_sdata = .;
|
|
*(.data)
|
|
edata = .;
|
|
_edata = .;
|
|
} > ram
|
|
|
|
.bss SIZEOF(.data) + ADDR(.data) :
|
|
{
|
|
sbss = . ;
|
|
_sbss = . ;
|
|
__bss_start = ALIGN(0x8);
|
|
___bss_start = ALIGN(0x8);
|
|
*(.bss)
|
|
*(COMMON)
|
|
end = ALIGN(0x8);
|
|
_end = ALIGN(0x8);
|
|
__end = ALIGN(0x8);
|
|
ebss = .;
|
|
_ebss = .;
|
|
}
|
|
|
|
.stab 0 (NOLOAD) :
|
|
{
|
|
[ .stab ]
|
|
}
|
|
|
|
.stabstr 0 (NOLOAD) :
|
|
{
|
|
[ .stabstr ]
|
|
}
|
|
}
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.