OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] [tests/] [or1200/] [sim/] [or1200-ticksyscall.S] - Diff between revs 425 and 477

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 425 Rev 477
Line 14... Line 14...
 
 
        The test do the following:
        The test do the following:
        Setup tick interrupts to occur regularly, and then do a bunch of l.sys
        Setup tick interrupts to occur regularly, and then do a bunch of l.sys
        systems calls, checking that they all occur OK
        systems calls, checking that they all occur OK
 
 
 
        Note: if this test appears to continue without counting, it's most
 
        likely due to a tick counter value that's too small (processor is
 
        executing too slowly, due to lack of cache or similar) and always
 
        interrupting before execution can continue. Try increasing the
 
        TICK_COUNTER_VALUE #define to give the processor time to continue.
 
 
        Julius Baxter, julius@opencores.org
        Julius Baxter, julius@opencores.org
*/
*/
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
//// Copyright (C) 2010 Authors and OPENCORES.ORG                 ////
//// Copyright (C) 2010 Authors and OPENCORES.ORG                 ////
Line 43... Line 49...
//// Public License along with this source; if not, download it   ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
 
 
#define TICK_COUNTER_VALUE 8
 
 
#define TICK_COUNTER_VALUE 16
 
 
 
 
 
 
/* =================================================== [ exceptions ] === */
/* =================================================== [ exceptions ] === */
        .section .vectors, "ax"
        .section .vectors, "ax"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.