//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2017 Authors and OPENCORES.ORG ////
|
//// Copyright (C) 2017 Authors and OPENCORES.ORG ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// the original copyright notice and the associated disclaimer. ////
|
//// ////
|
//// ////
|
//// This source file is free software; you can redistribute it ////
|
//// This source file is free software; you can redistribute it ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// Public License as published by the Free Software Foundation; ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// either version 2.1 of the License, or (at your option) any ////
|
//// later version. ////
|
//// later version. ////
|
//// ////
|
//// ////
|
//// This source is distributed in the hope that it will be ////
|
//// This source is distributed in the hope that it will be ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// PURPOSE. See the GNU Lesser General Public License for more ////
|
//// details. ////
|
//// details. ////
|
//// ////
|
//// ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// You should have received a copy of the GNU Lesser General ////
|
//// Public License along with this source; if not, download it ////
|
//// Public License along with this source; if not, download it ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// from http://www.opencores.org/lgpl.shtml ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////////
|
//////////////////////////////////////////////////////////////////////
|
|
|
|
|
module tb_top();
|
module tb_top();
|
|
|
// --------------------------------------------------------------------
|
// --------------------------------------------------------------------
|
// test bench clock & reset
|
// test bench clock & reset
|
wire clk_100mhz;
|
wire clk_100mhz;
|
wire tb_clk = clk_100mhz;
|
wire tb_clk = clk_100mhz;
|
wire tb_rst;
|
wire tb_rst;
|
|
|
tb_base #(.PERIOD(10_000)) tb(clk_100mhz, tb_rst);
|
tb_base #(.PERIOD(10_000)) tb(clk_100mhz, tb_rst);
|
|
|
|
|
// --------------------------------------------------------------------
|
// --------------------------------------------------------------------
|
//
|
//
|
wire clk = tb_clk;
|
wire clk = tb_clk;
|
wire reset;
|
wire reset;
|
wire aclk = clk;
|
wire aclk = clk;
|
wire aresetn = ~reset;
|
wire aresetn = ~reset;
|
|
|
sync_reset sync_reset_i(tb_clk, tb_rst, reset);
|
sync_reset sync_reset_i(tb_clk, tb_rst, reset);
|
|
|
|
|
// --------------------------------------------------------------------
|
// --------------------------------------------------------------------
|
//
|
//
|
import tb_riffa_axis_test_pattern_pkg::*;
|
import tb_riffa_axis_test_pattern_pkg::*;
|
|
|
|
|
// --------------------------------------------------------------------
|
// --------------------------------------------------------------------
|
//
|
//
|
riffa_chnl_if #(.N(N)) chnl_in(.*);
|
riffa_chnl_if #(.N(N)) chnl_bus(.*);
|
|
|
|
|
// --------------------------------------------------------------------
|
// --------------------------------------------------------------------
|
//
|
//
|
wire [31:0] tx_len = TX_L;
|
wire [31:0] tx_len = TX_L;
|
|
|
riffa_axis_test_pattern #(.N(N))
|
riffa_axis_test_pattern #(.N(N))
|
dut(.*);
|
dut(.*);
|
|
|
|
|
// --------------------------------------------------------------------
|
// --------------------------------------------------------------------
|
// sim models
|
// sim models
|
// | | | | | | | | | | | | | | | | |
|
// | | | | | | | | | | | | | | | | |
|
// \|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/
|
// \|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/-\|/
|
// ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '
|
// ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '
|
|
|
// --------------------------------------------------------------------
|
// --------------------------------------------------------------------
|
//
|
//
|
tb_riffa_axis_test_pattern_class #(.N(N)) a_h;
|
tb_riffa_axis_test_pattern_class #(.N(N)) a_h;
|
|
|
initial
|
initial
|
a_h = new(chnl_in);
|
a_h = new(chnl_bus);
|
|
|
|
|
|
|
// ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '
|
// ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '
|
// /|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\
|
// /|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\-/|\
|
// | | | | | | | | | | | | | | | | |
|
// | | | | | | | | | | | | | | | | |
|
// sim models
|
// sim models
|
// --------------------------------------------------------------------
|
// --------------------------------------------------------------------
|
|
|
|
|
|
|
// --------------------------------------------------------------------
|
// --------------------------------------------------------------------
|
// test
|
// test
|
the_test test( tb_clk, tb_rst );
|
the_test test( tb_clk, tb_rst );
|
|
|
initial
|
initial
|
begin
|
begin
|
|
|
test.run_the_test();
|
test.run_the_test();
|
|
|
$display("^^^---------------------------------");
|
$display("^^^---------------------------------");
|
$display("^^^ %16.t | Testbench done.", $time);
|
$display("^^^ %16.t | Testbench done.", $time);
|
$display("^^^---------------------------------");
|
$display("^^^---------------------------------");
|
|
|
$display("^^^---------------------------------");
|
$display("^^^---------------------------------");
|
|
|
$stop();
|
$stop();
|
|
|
end
|
end
|
|
|
endmodule
|
endmodule
|
|
|
|
|
|
|
|
|