OpenCores
URL https://opencores.org/ocsvn/qaz_libs/qaz_libs/trunk

Subversion Repositories qaz_libs

[/] [qaz_libs/] [trunk/] [axi4_stream_lib/] [src/] [axis_if.sv] - Diff between revs 35 and 45

Show entire file | Details | Blame | View Log

Rev 35 Rev 45
Line 26... Line 26...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
 
 
 
 
interface
interface
  axis_if
  axis_if
  #(
  #(  N     // data bus width in bytes
    N,  // data bus width in bytes
  ,   I = 1 // TID width
    I = 1,  // TID width
  ,   D = 1 // TDEST width
    D = 1,  // TDEST width
  ,   U = 1 // TUSER width
    U = 1   // TUSER width
 
  )
  )
  (
  ( input aclk
    input             aclk,
  , input aresetn
    input             aresetn
 
  );
  );
  wire              tvalid;
  wire              tvalid;
  wire              tready;
  wire              tready;
  wire  [(8*N)-1:0] tdata;
  wire  [(8*N)-1:0] tdata;
  wire  [N-1:0]     tstrb;
  wire  [N-1:0]     tstrb;
Line 46... Line 44...
  wire              tlast;
  wire              tlast;
  wire  [I-1:0]     tid;
  wire  [I-1:0]     tid;
  wire  [D-1:0]     tdest;
  wire  [D-1:0]     tdest;
  wire  [U-1:0]     tuser;
  wire  [U-1:0]     tuser;
 
 
 
 
// --------------------------------------------------------------------
// --------------------------------------------------------------------
// synthesis translate_off
// synthesis translate_off
  default clocking cb_m @(posedge aclk iff aresetn);
  default clocking cb_m @(posedge aclk);
 
    input   aresetn;
    output  tvalid;
    output  tvalid;
    input   tready;
    input   tready;
    output  tdata;
    output  tdata;
    output  tstrb;
    output  tstrb;
    output  tkeep;
    output  tkeep;
Line 61... Line 59...
    output  tid;
    output  tid;
    output  tdest;
    output  tdest;
    output  tuser;
    output  tuser;
  endclocking
  endclocking
 
 
 
 
  // --------------------------------------------------------------------
  // --------------------------------------------------------------------
  //
  clocking cb_s @(posedge aclk);
  clocking cb_s @(posedge aclk iff aresetn);
    input   aresetn;
    input   tvalid;
    input   tvalid;
    output  tready;
    output  tready;
    input   tdata;
    input   tdata;
    input   tstrb;
    input   tstrb;
    input   tkeep;
    input   tkeep;
Line 78... Line 75...
    input   tuser;
    input   tuser;
  endclocking
  endclocking
// synthesis translate_on
// synthesis translate_on
// --------------------------------------------------------------------
// --------------------------------------------------------------------
 
 
 
 
  // --------------------------------------------------------------------
  // --------------------------------------------------------------------
  //
  //
`ifdef USE_MOD_PORTS
`ifdef USE_MOD_PORTS
    modport
    modport
      master
      master
Line 103... Line 99...
        output    tid,
        output    tid,
        output    tdest,
        output    tdest,
        output    tuser
        output    tuser
      );
      );
 
 
 
 
    // --------------------------------------------------------------------
    // --------------------------------------------------------------------
    //
 
    modport
    modport
      slave
      slave
      (
      (
// --------------------------------------------------------------------
// --------------------------------------------------------------------
// synthesis translate_off
// synthesis translate_off
Line 128... Line 122...
        input     tdest,
        input     tdest,
        input     tuser
        input     tuser
      );
      );
`endif
`endif
 
 
 
 
// --------------------------------------------------------------------
// --------------------------------------------------------------------
// synthesis translate_off
// synthesis translate_off
  task
  task zero_cycle_delay;
    zero_cycle_delay;
 
 
 
    ##0;
    ##0;
 
 
  endtask: zero_cycle_delay
  endtask: zero_cycle_delay
// synthesis translate_on
// synthesis translate_on
// --------------------------------------------------------------------
// --------------------------------------------------------------------
 
 
 
 
// --------------------------------------------------------------------
// --------------------------------------------------------------------
//
 
endinterface: axis_if
endinterface: axis_if
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.