OpenCores
URL https://opencores.org/ocsvn/rf68000/rf68000/trunk

Subversion Repositories rf68000

[/] [rf68000/] [trunk/] [rtl/] [cpu/] [rf68000.sv] - Diff between revs 8 and 9

Show entire file | Details | Blame | View Log

Rev 8 Rev 9
Line 3274... Line 3274...
                Rt <= rrrr;
                Rt <= rrrr;
                ret();
                ret();
        end
        end
 
 
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
 
// The destination store for the MOVE instruction.
// Flags are not updated if the target is an address register.
// Flags are not updated if the target is an address register.
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
 
 
STORE_IN_DEST:
STORE_IN_DEST:
        begin
        begin
Line 3464... Line 3465...
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
ADD:
ADD:
        begin
        begin
                flag_update <= FU_ADD;
                flag_update <= FU_ADD;
                if (sz==2'b11) begin
                if (sz==2'b11) begin
 
                        flag_update <= FU_NONE;
                        Rt <= {1'b1,AAA};
                        Rt <= {1'b1,AAA};
                        if (ir[8]) begin
                        if (ir[8]) begin
                                rfwrL <= 1'b1;
                                rfwrL <= 1'b1;
                                resL <= d + s;
                                resL <= d + s;
                        end
                        end
Line 3525... Line 3527...
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
SUB:
SUB:
        begin
        begin
                flag_update <= FU_SUB;
                flag_update <= FU_SUB;
                if (sz==2'b11) begin
                if (sz==2'b11) begin
 
                        flag_update <= FU_NONE;
                        Rt <= {1'b1,AAA};
                        Rt <= {1'b1,AAA};
                        if (ir[8]) begin
                        if (ir[8]) begin
                                rfwrL <= 1'b1;
                                rfwrL <= 1'b1;
                                resL <= d - s;
                                resL <= d - s;
                        end
                        end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.