OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [libdbg64g/] [services/] [exec/] [cmd/] [cmd_loadelf.cpp] - Diff between revs 3 and 4

Show entire file | Details | Blame | View Log

Rev 3 Rev 4
Line 69... Line 69...
    DsuMapType *dsu = info_->getpDsu();
    DsuMapType *dsu = info_->getpDsu();
    uint64_t soft_reset = 1;
    uint64_t soft_reset = 1;
    uint64_t addr = reinterpret_cast<uint64_t>(&dsu->ulocal.v.soft_reset);
    uint64_t addr = reinterpret_cast<uint64_t>(&dsu->ulocal.v.soft_reset);
    tap_->write(addr, 8, reinterpret_cast<uint8_t *>(&soft_reset));
    tap_->write(addr, 8, reinterpret_cast<uint8_t *>(&soft_reset));
 
 
 
    uint64_t sec_addr;
 
    int sec_sz;
    for (unsigned i = 0; i < elf->loadableSectionTotal(); i++) {
    for (unsigned i = 0; i < elf->loadableSectionTotal(); i++) {
        tap_->write(elf->sectionAddress(i),
        sec_addr = elf->sectionAddress(i);
                    static_cast<int>(elf->sectionSize(i)),
        sec_sz = static_cast<int>(elf->sectionSize(i));
                    elf->sectionData(i));
        tap_->write(sec_addr, sec_sz, elf->sectionData(i));
    }
    }
 
 
    soft_reset = 0;
    soft_reset = 0;
    tap_->write(addr, 8, reinterpret_cast<uint8_t *>(&soft_reset));
    tap_->write(addr, 8, reinterpret_cast<uint8_t *>(&soft_reset));
}
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.