OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [src/] [socsim_plugin/] [gptimers.h] - Diff between revs 2 and 4

Show entire file | Details | Blame | View Log

Rev 2 Rev 4
Line 26... Line 26...
 
 
    /** IService interface */
    /** IService interface */
    virtual void postinitService();
    virtual void postinitService();
 
 
    /** IMemoryOperation */
    /** IMemoryOperation */
    virtual void b_transport(Axi4TransactionType *trans);
    virtual ETransStatus b_transport(Axi4TransactionType *trans);
 
 
    virtual uint64_t getBaseAddress() {
 
        return baseAddress_.to_uint64();
 
    }
 
    virtual uint64_t getLength() {
 
        return length_.to_uint64();
 
    }
 
 
 
    /** IClockListener */
    /** IClockListener */
    virtual void stepCallback(uint64_t t);
    virtual void stepCallback(uint64_t t);
 
 
private:
private:
    AttributeType baseAddress_;
 
    AttributeType length_;
 
    AttributeType irqLine_;
 
    AttributeType irqctrl_;
    AttributeType irqctrl_;
    AttributeType clksrc_;
    AttributeType clksrc_;
    IWire *iwire_;
    IWire *iwire_;
    IClock *iclk_;
    IClock *iclk_;
 
 
Line 60... Line 50...
            volatile uint64_t cur_value;
            volatile uint64_t cur_value;
            volatile uint64_t init_value;
            volatile uint64_t init_value;
        } gptimer_type;
        } gptimer_type;
        gptimer_type timer[2];
        gptimer_type timer[2];
    } regs_;
    } regs_;
 
 
 
    int dbg_irq_cnt_;
};
};
 
 
DECLARE_CLASS(GPTimers)
DECLARE_CLASS(GPTimers)
 
 
}  // namespace debugger
}  // namespace debugger

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.