OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [debugger/] [targets/] [fpga_gui.json] - Diff between revs 3 and 4

Show entire file | Details | Blame | View Log

Rev 3 Rev 4
Line 12... Line 12...
                ['WidgetsConfig',{
                ['WidgetsConfig',{
                  'Serial':'port1',
                  'Serial':'port1',
                  'AutoComplete':'autocmd0',
                  'AutoComplete':'autocmd0',
                  'SocInfo':'info0',
                  'SocInfo':'info0',
                  'PollingMs':250,
                  'PollingMs':250,
                  'EventsLoopMs':10
                  'EventsLoopMs':10,
 
                  'RegsViewWidget':{
 
                     'RegList':[['ra', 's0',  'a0'],
 
                                ['sp', 's1',  'a1'],
 
                                ['gp', 's2',  'a2'],
 
                                ['tp', 's3',  'a3'],
 
                                [''  , 's4',  'a4'],
 
                                ['t0', 's5',  'a5'],
 
                                ['t1', 's6',  'a6'],
 
                                ['t2', 's7',  'a7'],
 
                                ['t3', 's8',  ''],
 
                                ['t4', 's9',  ''],
 
                                ['t5', 's10', 'pc'],
 
                                ['t6', 's11', 'npc']],
 
                     'RegWidthBytes':8,
 
                  }
                }],
                }],
                ['SocInfo','info0'],
                ['SocInfo','info0'],
                ['CommandExecutor','cmdexec0']
                ['CommandExecutor','cmdexec0']
                ]}]},
                ]}]},
    {'Class':'EdclServiceClass','Instances':[
    {'Class':'EdclServiceClass','Instances':[
Line 38... Line 53...
                ['LogFile','uart0.log'],
                ['LogFile','uart0.log'],
                ['ComPortName','COM3'],
                ['ComPortName','COM3'],
                ['ComPortSpeed',115200]]}]},
                ['ComPortSpeed',115200]]}]},
    {'Class':'ElfReaderServiceClass','Instances':[
    {'Class':'ElfReaderServiceClass','Instances':[
          {'Name':'loader0','Attr':[
          {'Name':'loader0','Attr':[
                ['LogLevel',4]]}]},
                ['LogLevel',4],
 
                ['SourceProc','src0']]}]},
    {'Class':'ConsoleServiceClass','Instances':[
    {'Class':'ConsoleServiceClass','Instances':[
          {'Name':'console0','Attr':[
          {'Name':'console0','Attr':[
                ['LogLevel',4],
                ['LogLevel',4],
                ['Enable',true],
                ['Enable',true],
                ['StepQueue','core0'],
                ['StepQueue','core0'],
Line 73... Line 89...
          {'Name':'info0','Attr':[
          {'Name':'info0','Attr':[
                ['LogLevel',4],
                ['LogLevel',4],
                ['PnpBaseAddress',0xFFFFF000],
                ['PnpBaseAddress',0xFFFFF000],
                ['GpioBaseAddress',0x80000000],
                ['GpioBaseAddress',0x80000000],
                ['DsuBaseAddress',0x80080000],
                ['DsuBaseAddress',0x80080000],
                ['ListRegs',[['zero',8,0],['ra',8,1],['sp',8,2],['gp',8,3],
                ['ListRegs',[['zero',8,0x08000],['ra',8,0x08008],['sp',8,0x08010],['gp',8,0x08018],
                            ['tp',8,4],['t0',8,5],['t1',8,6],['t2',8,7],
                            ['tp',8,0x08020],['t0',8,0x08028],['t1',8,0x08030],['t2',8,0x08038],
                            ['s0',8,8],['s1',8,9],['a0',8,10],['a1',8,11],
                            ['s0',8,0x08040],['s1',8,0x08048],['a0',8,0x08050],['a1',8,0x08058],
                            ['a2',8,12],['a3',8,13],['a4',8,14],['a5',8,15],
                            ['a2',8,0x08060],['a3',8,0x08068],['a4',8,0x08070],['a5',8,0x08078],
                            ['a6',8,16],['a7',8,17],['s2',8,18],['s3',8,19],
                            ['a6',8,0x08080],['a7',8,0x08088],['s2',8,0x08090],['s3',8,0x08098],
                            ['s4',8,20],['s5',8,21],['s6',8,22],['s7',8,23],
                            ['s4',8,0x080A0],['s5',8,0x080A8],['s6',8,0x080B0],['s7',8,0x080B8],
                            ['s8',8,24],['s9',8,25],['s10',8,26],['s11',8,27],
                            ['s8',8,0x080C0],['s9',8,0x080C8],['s10',8,0x080D0],['s11',8,0x080D8],
                            ['t3',8,28],['t4',8,29],['t5',8,30],['t6',8,31],
                            ['t3',8,0x080E0],['t4',8,0x080E8],['t5',8,0x080F0],['t6',8,0x080F8],
                            ['pc',8,32,'Instruction Pointer'],
                            ['pc',8,0x08100,'Instruction Pointer'],
                            ['npc',8,33,'Next IP']]],
                            ['npc',8,0x08108,'Next IP']]],
                ['ListCSR',[
                ['ListCSR',[
                    ['MISA',8,0xf10,'Architecture and supported set of instructions'],
                    ['MISA',8,0xf10,'Architecture and supported set of instructions'],
                    ['MVENDORID',8,0xf11,'Vecndor ID'],
                    ['MVENDORID',8,0xf11,'Vecndor ID'],
                    ['MARCHID',8,0xf12,'Architecture ID'],
                    ['MARCHID',8,0xf12,'Architecture ID'],
                    ['MIMPLEMENTATIONID',8,0xf13,'Implementation ID'],
                    ['MIMPLEMENTATIONID',8,0xf13,'Implementation ID'],
Line 99... Line 115...
                    ['MEPC',8,0x341,'Machine exception program counter'],
                    ['MEPC',8,0x341,'Machine exception program counter'],
                    ['MCAUSE',8,0x342,'Machine cause trap register'],
                    ['MCAUSE',8,0x342,'Machine cause trap register'],
                    ['MBADADDR',8,0x343,'Machine mode bad address register'],
                    ['MBADADDR',8,0x343,'Machine mode bad address register'],
                    ['MIP',8,0x344,'Machine mode interrupt pending bits register']
                    ['MIP',8,0x344,'Machine mode interrupt pending bits register']
                    ]]]}]},
                    ]]]}]},
    {'Class':'SourceServiceClass','Instances':[
    {'Class':'RiscvSourceServiceClass','Instances':[
          {'Name':'src0','Attr':[
          {'Name':'src0','Attr':[
                ['LogLevel',4]]}]},
                ['LogLevel',4]]}]},
    {'Class':'SimplePluginClass','Instances':[
    {'Class':'SimplePluginClass','Instances':[
          {'Name':'example0','Attr':[
          {'Name':'example0','Attr':[
                ['LogLevel',4],
                ['LogLevel',4],

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.