<##//////////////////////////////////////////////////////////////////
|
<##//////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Author: Eyal Hochberg ////
|
//// Author: Eyal Hochberg ////
|
//// eyal@provartec.com ////
|
//// eyal@provartec.com ////
|
//// ////
|
//// ////
|
//// Downloaded from: http://www.opencores.org ////
|
//// Downloaded from: http://www.opencores.org ////
|
/////////////////////////////////////////////////////////////////////
|
/////////////////////////////////////////////////////////////////////
|
//// ////
|
//// ////
|
//// Copyright (C) 2010 Provartec LTD ////
|
//// Copyright (C) 2010 Provartec LTD ////
|
//// www.provartec.com ////
|
//// www.provartec.com ////
|
//// info@provartec.com ////
|
//// info@provartec.com ////
|
//// ////
|
//// ////
|
//// This source file may be used and distributed without ////
|
//// This source file may be used and distributed without ////
|
//// restriction provided that this copyright statement is not ////
|
//// restriction provided that this copyright statement is not ////
|
//// removed from the file and that any derivative work contains ////
|
//// removed from the file and that any derivative work contains ////
|
//// the original copyright notice and the associated disclaimer.////
|
//// the original copyright notice and the associated disclaimer.////
|
//// ////
|
//// ////
|
//// This source file is free software; you can redistribute it ////
|
//// This source file is free software; you can redistribute it ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// and/or modify it under the terms of the GNU Lesser General ////
|
//// Public License as published by the Free Software Foundation.////
|
//// Public License as published by the Free Software Foundation.////
|
//// ////
|
//// ////
|
//// This source is distributed in the hope that it will be ////
|
//// This source is distributed in the hope that it will be ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// useful, but WITHOUT ANY WARRANTY; without even the implied ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////
|
//// PURPOSE. See the GNU Lesser General Public License for more////
|
//// PURPOSE. See the GNU Lesser General Public License for more////
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
//// details. http://www.gnu.org/licenses/lgpl.html ////
|
//// ////
|
//// ////
|
//////////////////////////////////////////////////////////////////##>
|
//////////////////////////////////////////////////////////////////##>
|
|
|
INCLUDE def_ic_static.txt
|
INCLUDE def_ic_static.txt
|
|
|
SWAP #FFD #1 ##flip-flop delay
|
SWAP #FFD #1 ##flip-flop delay
|
|
|
SWAP PREFIX fabric_MASTER_NUM_SLAVE_NUM ##prefix for all module and file names
|
SWAP.USER PREFIX fabric_MASTER_NUM_SLAVE_NUM ##prefix for all module and file names
|
|
|
SWAP MASTER_NUM 3 ##number of masters
|
SWAP.USER MASTER_NUM 3 ##number of masters
|
SWAP SLAVE_NUM 6 ##number of slaves
|
SWAP.USER SLAVE_NUM 6 ##number of slaves
|
|
|
DEFINE DEF_DECERR_SLV ##use interanl decode slave error
|
DEFINE.USER DEF_DECERR_SLV ##use interanl decode slave error
|
|
|
SWAP ID_BITS 3 ##AXI ID bits
|
SWAP ID_BITS 3 ##AXI ID bits
|
LOOP M0_IDX 2 ##number of IDs for master 0
|
LOOP M0_IDX 2 ##number of IDs for master 0
|
SWAP ID_M0_ID0 ID_BITS'b000 ##master 0 ID0
|
SWAP ID_M0_ID0 ID_BITS'b000 ##master 0 ID0
|
SWAP ID_M0_ID1 ID_BITS'b001 ##master 0 ID1
|
SWAP ID_M0_ID1 ID_BITS'b001 ##master 0 ID1
|
LOOP M1_IDX 1 ##number of IDs for master 1
|
LOOP M1_IDX 1 ##number of IDs for master 1
|
SWAP ID_M1_ID0 ID_BITS'b011 ##master 1 ID0
|
SWAP ID_M1_ID0 ID_BITS'b011 ##master 1 ID0
|
LOOP M2_IDX 1 ##number of IDs for master 2
|
LOOP M2_IDX 1 ##number of IDs for master 2
|
SWAP ID_M2_ID0 ID_BITS'b101 ##master 2 ID0
|
SWAP ID_M2_ID0 ID_BITS'b101 ##master 2 ID0
|
|
|
SWAP CMD_DEPTH 8 ##AXI command depth for read and write
|
SWAP.USER CMD_DEPTH 8 ##AXI command depth for read and write
|
|
|
SWAP DATA_BITS 64 ##AXI data bits
|
SWAP.USER DATA_BITS 64 ##AXI data bits
|
SWAP ADDR_BITS 32 ##AXI address bits
|
SWAP.USER ADDR_BITS 32 ##AXI address bits
|
|
|
SWAP USER_BITS 4 ##AXI user bits
|
SWAP.USER USER_BITS 4 ##AXI user bits
|
|
|
