| Line 1... |
Line 1... |
/* ============================================================================
|
// ============================================================================
|
2011 Robert Finch
|
// (C) 2011,2013 Robert Finch
|
robfinch@<remove>sympatico.ca
|
// All rights reserved.
|
|
// robfinch@<remove>finitron.ca
|
rtfSimpleUartTx.v
|
//
|
|
// rtfSimpleUartTx.v
|
This source code is available for evaluation and validation purposes
|
//
|
only. This copyright statement and disclaimer must remain present in
|
// Redistribution and use in source and binary forms, with or without
|
the file.
|
// modification, are permitted provided that the following conditions are met:
|
|
// * Redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer.
|
NO WARRANTY.
|
// * Redistributions in binary form must reproduce the above copyright
|
THIS Work, IS PROVIDEDED "AS IS" WITH NO WARRANTIES OF ANY KIND, WHETHER
|
// notice, this list of conditions and the following disclaimer in the
|
EXPRESS OR IMPLIED. The user must assume the entire risk of using the
|
// documentation and/or other materials provided with the distribution.
|
Work.
|
// * Neither the name of the <organization> nor the
|
|
// names of its contributors may be used to endorse or promote products
|
IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR ANY
|
// derived from this software without specific prior written permission.
|
INCIDENTAL, CONSEQUENTIAL, OR PUNITIVE DAMAGES WHATSOEVER RELATING TO
|
//
|
THE USE OF THIS WORK, OR YOUR RELATIONSHIP WITH THE AUTHOR.
|
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
|
|
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
IN ADDITION, IN NO EVENT DOES THE AUTHOR AUTHORIZE YOU TO USE THE WORK
|
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
IN APPLICATIONS OR SYSTEMS WHERE THE WORK'S FAILURE TO PERFORM CAN
|
// DISCLAIMED. IN NO EVENT SHALL <COPYRIGHT HOLDER> BE LIABLE FOR ANY
|
REASONABLY BE EXPECTED TO RESULT IN A SIGNIFICANT PHYSICAL INJURY, OR IN
|
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
LOSS OF LIFE. ANY SUCH USE BY YOU IS ENTIRELY AT YOUR OWN RISK, AND YOU
|
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
AGREE TO HOLD THE AUTHOR AND CONTRIBUTORS HARMLESS FROM ANY CLAIMS OR
|
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
LOSSES RELATING TO SUCH UNAUTHORIZED USE.
|
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
|
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
Simple uart transmitter core.
|
//
|
Features:
|
// Simple uart transmitter core.
|
Fixed format 1 start - 8 data - 1 stop bits
|
// Features:
|
|
// Fixed format 1 start - 8 data - 1 stop bits
|
|
//
|
+- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
//
|
|WISHBONE Datasheet
|
// +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
|WISHBONE SoC Architecture Specification, Revision B.3
|
// |WISHBONE Datasheet
|
|
|
// |WISHBONE SoC Architecture Specification, Revision B.3
|
|Description: Specifications:
|
// |
|
+- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
// |Description: Specifications:
|
|General Description: simple serial UART transmitter
|
// +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
+- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
// |General Description: simple serial UART transmitter
|
|Supported Cycles: SLAVE,WRITE
|
// +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
| SLAVE,BLOCK WRITE
|
// |Supported Cycles: SLAVE,WRITE
|
+- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
// | SLAVE,BLOCK WRITE
|
|Data port, size: 8 bit
|
// +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
|Data port, granularity: 8 bit
|
// |Data port, size: 8 bit
|
|Data port, maximum operand size: 8 bit
|
// |Data port, granularity: 8 bit
|
|Data transfer ordering: Undefined
|
// |Data port, maximum operand size: 8 bit
|
|Data transfer sequencing: Undefined
|
// |Data transfer ordering: Undefined
|
+- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
// |Data transfer sequencing: Undefined
|
|Clock frequency constraints: none
|
// +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
| Baud Generates by X16 or X8 CLK_I depends on baud8x pin
|
// |Clock frequency constraints: none
|
+- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
// | Baud Generates by X16 or X8 CLK_I depends on baud8x pin
|
|Supported signal list and Signal Name WISHBONE equiv.
|
// +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
|cross reference to equivalent ack_o ACK_O
|
// |Supported signal list and Signal Name WISHBONE equiv.
|
|WISHBONE signals
|
// |cross reference to equivalent ack_o ACK_O
|
| clk_i CLK_I
|
// |WISHBONE signals
|
| rst_i RST_I
|
// | clk_i CLK_I
|
| dat_i[7:0] DAT_I()
|
// | rst_i RST_I
|
| cyc_i CYC_I
|
// | dat_i[7:0] DAT_I()
|
| stb_i STB_I
|
// | cyc_i CYC_I
|
| we_i WE_I
|
// | stb_i STB_I
|
|
|
// | we_i WE_I
|
+- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
// |
|
|Special requirements:
|
// +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
+- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
// |Special requirements:
|
|
// +- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
|
|
//
|
REF: Spartan3 - 4
|
//
|
30 LUTs / 23 slices / 165MHz
|
// REF: Spartan3 - 4
|
============================================================================ */
|
// 30 LUTs / 23 slices / 165MHz
|
|
//============================================================================ */
|
|
|
module rtfSimpleUartTx(
|
module rtfSimpleUartTx(
|
// WISHBONE SoC bus interface
|
// WISHBONE SoC bus interface
|
input rst_i, // reset
|
input rst_i, // reset
|
input clk_i, // clock
|
input clk_i, // clock
|
