OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [docs/] [SYNTHESIS.txt] - Diff between revs 111 and 114

Show entire file | Details | Blame | View Log

Rev 111 Rev 114
Line 1... Line 1...
Simply RISC S1 Core - Synthesis Environment
S1 Core - Synthesis Environment
===========================================
===============================
 
 
The scripts to run synthesis are similar to the ones
The scripts to run synthesis are similar to the ones
used for simulations, you can still use the free Icarus
used for simulations, you can still use the free Icarus
Verilog software (that will target an FPGA application)
Verilog software (that will target an FPGA application)
or a commercial Design Compiler tool from Synopsys (that
or a commercial Design Compiler tool from Synopsys (that

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.