OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [hdl/] [rtl/] [sparc_core/] [sparc_mul_top.v] - Diff between revs 105 and 113

Show entire file | Details | Blame | View Log

Rev 105 Rev 113
Line 16... Line 16...
// You should have received a copy of the GNU General Public
// You should have received a copy of the GNU General Public
// License along with this work; if not, write to the Free Software
// License along with this work; if not, write to the Free Software
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
// Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.
// 
// 
// ========== Copyright Header End ============================================
// ========== Copyright Header End ============================================
 
`ifdef SIMPLY_RISC_TWEAKS
 
`define SIMPLY_RISC_SCANIN .si(0)
 
`else
 
`define SIMPLY_RISC_SCANIN .si()
 
`endif
module sparc_mul_top(/*AUTOARG*/
module sparc_mul_top(/*AUTOARG*/
   // Outputs
   // Outputs
   mul_exu_ack, mul_spu_ack, mul_spu_shf_ack, mul_data_out, so,
   mul_exu_ack, mul_spu_ack, mul_spu_shf_ack, mul_data_out, so,
   // Inputs
   // Inputs
   rclk, grst_l, arst_l, exu_mul_input_vld, exu_mul_rs1_data, exu_mul_rs2_data,
   rclk, grst_l, arst_l, exu_mul_input_vld, exu_mul_rs1_data, exu_mul_rs2_data,
Line 65... Line 70...
                        .din    (grst_l),
                        .din    (grst_l),
                        .clk    (clk),
                        .clk    (clk),
                        .rst_l  (arst_l),
                        .rst_l  (arst_l),
                        .q      (rst_l),
                        .q      (rst_l),
                        .se     (se),
                        .se     (se),
                        .si     (),
                        `SIMPLY_RISC_SCANIN,
                        .so     ());
                        .so     ());
 
 
sparc_mul_cntl  control (
sparc_mul_cntl  control (
                        .ecl_mul_req_vld        (exu_mul_input_vld),
                        .ecl_mul_req_vld        (exu_mul_input_vld),
                        .spu_mul_req_vld        (spu_mul_req_vld),
                        .spu_mul_req_vld        (spu_mul_req_vld),
Line 112... Line 117...
                        .acc_reg_rst            (acc_reg_rst),
                        .acc_reg_rst            (acc_reg_rst),
                        .acc_reg_shf            (acc_reg_shf),
                        .acc_reg_shf            (acc_reg_shf),
                        .x2                     (x2),
                        .x2                     (x2),
                        .mul_data_out           (mul_data_out),
                        .mul_data_out           (mul_data_out),
                        .rst_l                  (rst_l),
                        .rst_l                  (rst_l),
                        .si                     (),
                        `SIMPLY_RISC_SCANIN,
                        .so                     (),
                        .so                     (),
                        .se                     (se),
                        .se                     (se),
                        .rclk                   (clk));
                        .rclk                   (clk));
 
 
endmodule // sparc_mul_top
endmodule // sparc_mul_top

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.