OpenCores
URL https://opencores.org/ocsvn/s1_core/s1_core/trunk

Subversion Repositories s1_core

[/] [s1_core/] [trunk/] [tools/] [src/] [tracan.cpp] - Diff between revs 113 and 114

Show entire file | Details | Blame | View Log

Rev 113 Rev 114
Line 48... Line 48...
    case STQ_RQ:     strcpy(str_type, "STQ_RQ");     break;
    case STQ_RQ:     strcpy(str_type, "STQ_RQ");     break;
    case INT_RQ:     strcpy(str_type, "INT_RQ");     break;
    case INT_RQ:     strcpy(str_type, "INT_RQ");     break;
    case FWD_RQ:     strcpy(str_type, "FWD_RQ");     break;
    case FWD_RQ:     strcpy(str_type, "FWD_RQ");     break;
    case FWD_RPY:    strcpy(str_type, "FWD_RPY");    break;
    case FWD_RPY:    strcpy(str_type, "FWD_RPY");    break;
    case RSVD_RQ:    strcpy(str_type, "RSVD_RQ");    break;
    case RSVD_RQ:    strcpy(str_type, "RSVD_RQ");    break;
    case ATOM_REQ_A: strcpy(str_type, "ATOM_REQ_A"); break;  // Added by Simply RISC
    case ATOM_REQ_A: strcpy(str_type, "ATOM_REQ_A"); break;  // Added for S1 Core
    case ATOM_REQ_B: strcpy(str_type, "ATOM_REQ_B"); break;  // Added by Simply RISC
    case ATOM_REQ_B: strcpy(str_type, "ATOM_REQ_B"); break;  // Added for S1 Core
    default:         sprintf(str_type, "Unknown_0x%02llX", bitsToInt(buf, PCX_RQ_HI,PCX_RQ_LO));
    default:         sprintf(str_type, "Unknown_0x%02llX", bitsToInt(buf, PCX_RQ_HI,PCX_RQ_LO));
  }
  }
  switch(bitsToInt(buf, PCX_SZ_HI,PCX_SZ_LO)) {
  switch(bitsToInt(buf, PCX_SZ_HI,PCX_SZ_LO)) {
    case PCX_SZ_1B:  strcpy(str_size, "1B");  break;
    case PCX_SZ_1B:  strcpy(str_size, "1B");  break;
    case PCX_SZ_2B:  strcpy(str_size, "2B");  break;
    case PCX_SZ_2B:  strcpy(str_size, "2B");  break;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.