OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [sw/] [host/] [regdefs.cpp] - Diff between revs 8 and 45

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 8 Rev 45
Line 76... Line 76...
        { R_QSPI_SREG,  "QSPISTAT"              },
        { R_QSPI_SREG,  "QSPISTAT"              },
        { R_QSPI_SREG,  "QSPIS"                 },
        { R_QSPI_SREG,  "QSPIS"                 },
        { R_QSPI_IDREG, "QSPIID"                },
        { R_QSPI_IDREG, "QSPIID"                },
        { R_QSPI_IDREG, "QSPII"                 },
        { R_QSPI_IDREG, "QSPII"                 },
        //
        //
        { R_CLOCK,      "CLOCK"                 },
        // The real-time-clock registers have been removed
        { R_CLOCK,      "TIME"                  },
        //      (they never fit in the core)
        { R_TIMER,      "TIMER"                 },
        //
        { R_STOPWATCH,  "STOPWACH"              },
        // The real-time-date register has been removed
        { R_STOPWATCH,  "STOPWATCH"             },
        //      (it never fit either)
        { R_CKALARM,    "CKALARM"               },
        //
        { R_CKALARM,    "ALARM"                 },
        // The wishbone scope
        // { R_DATE,    "DATE"                  },
        //
        // Scopes are defined and come and go.  Be aware, therefore, not all
 
        // of these scopes may be defined at the same time.
 
        { R_SCOPE,      "SCOPE"                 },
        { R_SCOPE,      "SCOPE"                 },
        { R_SCOPE,      "SCOP"                  },
        { R_SCOPE,      "SCOP"                  },
        { R_SCOPED,     "SCOPDATA"              },
        { R_SCOPED,     "SCOPDATA"              },
        { R_SCOPED,     "SCDATA"                },
        { R_SCOPED,     "SCDATA"                },
        { R_SCOPED,     "SCOPED"                },
        { R_SCOPED,     "SCOPED"                },
        { R_SCOPED,     "SCOPD"                 },
        { R_SCOPED,     "SCOPD"                 },
        //
        //
        // For working with the ICAPE interface ... if I can ever get a
        // The ICAPE interface registers have been removed.
        // testing environment suitable to prove that it works.
 
        //
 
        { R_CFG_CRC,    "FPGACRC"               },
 
        { R_CFG_FAR_MAJ, "FPGAFARH"             },
 
        { R_CFG_FAR_MIN, "FPGAFARL"             },
 
        { R_CFG_FDRI,   "FPGAFDRI"              },
 
        { R_CFG_FDRO,   "FPGAFDRO"              },
 
        { R_CFG_CMD,    "FPGACMD"               },
 
        { R_CFG_CTL,    "FPGACTL"               },
 
        { R_CFG_MASK,   "FPGAMASK"              },
 
        { R_CFG_STAT,   "FPGASTAT"              },
 
        { R_CFG_LOUT,   "FPGALOUT"              },
 
        { R_CFG_COR1,   "FPGACOR1"              },
 
        { R_CFG_COR2,   "FPGACOR2"              },
 
        { R_CFG_PWRDN,  "FPGAPWRDN"             },
 
        { R_CFG_FLR,    "FPGAFLR"               },
 
        { R_CFG_IDCODE, "FPGAIDCODE"            },
 
        { R_CFG_CWDT,   "FPGACWDT"              },
 
        { R_CFG_HCOPT,  "FPGAHCOPT"             },
 
        { R_CFG_CSBO,   "FPGACSBO"              },
 
        { R_CFG_GEN1,   "FPGAGEN1"              },
 
        { R_CFG_GEN2,   "FPGAGEN2"              },
 
        { R_CFG_GEN3,   "FPGAGEN3"              },
 
        { R_CFG_GEN4,   "FPGAGEN4"              },
 
        { R_CFG_GEN5,   "FPGAGEN5"              },
 
        { R_CFG_MODE,   "FPGAMODE"              },
 
        { R_CFG_GWE,    "FPGAGWE"               },
 
        { R_CFG_GTS,    "FPGAGTS"               },
 
        { R_CFG_MFWR,   "FPGAMFWR"              },
 
        { R_CFG_CCLK,   "FPGACCLK"              },
 
        { R_CFG_SEU,    "FPGASEU"               },
 
        { R_CFG_EXP,    "FPGAEXP"               },
 
        { R_CFG_RDBK,   "FPGARDBK"              },
 
        { R_CFG_BOOTSTS, "BOOTSTS"              },
 
        { R_CFG_EYE,    "FPGAEYE"               },
 
        { R_CFG_CBC,    "FPGACBC"               },
 
        //
        //
        { RAMBASE,      "MEM"                   },
        { RAMBASE,      "MEM"                   },
        { SPIFLASH,     "FLASH"                 }
        { SPIFLASH,     "FLASH"                 }
};
};
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.