OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [sw/] [zipos/] [cmod.ld] - Diff between revs 22 and 45

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 22 Rev 45
Line 32... Line 32...
 
 
ENTRY(_start)
ENTRY(_start)
 
 
MEMORY
MEMORY
{
{
        blkram (wx) : ORIGIN = 0x002000, LENGTH = 0x001000
        blkram (wx) : ORIGIN = 0x0004000, LENGTH = 0x0004000
        flash  (rx) : ORIGIN = 0x400000, LENGTH = 0x400000
        flash  (rx) : ORIGIN = 0x1000000, LENGTH = 0x1000000
}
}
 
 
_top_of_stack = ORIGIN(blkram) + LENGTH(blkram) - 1;
_flash  = ORIGIN(flash);
 
_blkram = ORIGIN(blkram);
 
_sdram  = 0;
 
_top_of_stack = ORIGIN(blkram) + LENGTH(blkram) - 4;
 
_sdram_image_start = 0;
 
_sdram_image_end   = 0;
 
 
SECTIONS
SECTIONS
{
{
  . = 0x0480000;
        .rocode 0x1200000 : {
  .rocode 0x0480000 : { *(.start) *(.text)
                _boot_address = .;
        *(.rodata)
                *(.start) *(.boot)
        *(.strings) } > flash
                *(.text*)
  .data : { *(.fixdata) *(.data) *(COMMON) *(.bss) } > blkram
                *(.rodata*)
 
                *(.strings*)
 
                } > flash
 
        _kernel_image_start = . ;
 
        .data : {
 
                *(.kernel*)
 
                *(.fixdata*)
 
                *(.data*)
 
                *(COMMON*)
 
                _kernel_image_end = . ;
 
                }> blkram AT> flash
 
        _blkram_image_end = . ;
 
        .bss : {
 
                *(.bss*)
 
                _bss_image_end = . ;
 
                } > blkram
  _top_of_heap = .;
  _top_of_heap = .;
}
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.