| Line 82... |
Line 82... |
app_req_addr, // SDRAM Address
|
app_req_addr, // SDRAM Address
|
app_req_len, // Burst Length (in 16 bit words)
|
app_req_len, // Burst Length (in 16 bit words)
|
app_req_wrap, // Wrap mode request (xfr_len = 4)
|
app_req_wrap, // Wrap mode request (xfr_len = 4)
|
app_req_wr_n, // 0 => Write request, 1 => read req
|
app_req_wr_n, // 0 => Write request, 1 => read req
|
app_req_ack, // Request has been accepted
|
app_req_ack, // Request has been accepted
|
sdr_core_busy_n, // OK to arbitrate next request
|
|
cfg_req_depth, //how many req. buffer should hold
|
cfg_req_depth, //how many req. buffer should hold
|
|
|
app_wr_data,
|
app_wr_data,
|
app_wr_en_n,
|
app_wr_en_n,
|
app_last_wr,
|
app_last_wr,
|
| Line 148... |
Line 147... |
input app_req ; // Application Request
|
input app_req ; // Application Request
|
input [APP_AW-1:0] app_req_addr ; // Address
|
input [APP_AW-1:0] app_req_addr ; // Address
|
input app_req_wr_n ; // 0 - Write, 1 - Read
|
input app_req_wr_n ; // 0 - Write, 1 - Read
|
input app_req_wrap ; // Address Wrap
|
input app_req_wrap ; // Address Wrap
|
output app_req_ack ; // Application Request Ack
|
output app_req_ack ; // Application Request Ack
|
output sdr_core_busy_n ; // 0 - busy, 1 - free
|
|
|
|
input [APP_DW-1:0] app_wr_data ; // Write Data
|
input [APP_DW-1:0] app_wr_data ; // Write Data
|
output app_wr_next_req ; // Next Write Data Request
|
output app_wr_next_req ; // Next Write Data Request
|
input [APP_BW-1:0] app_wr_en_n ; // Byte wise Write Enable
|
input [APP_BW-1:0] app_wr_en_n ; // Byte wise Write Enable
|
output app_last_wr ; // Last Write trannsfer of a given Burst
|
output app_last_wr ; // Last Write trannsfer of a given Burst
|
| Line 267... |
Line 265... |
|
|
sdrc_req_gen #(.SDR_DW(SDR_DW) , .SDR_BW(SDR_BW)) u_req_gen (
|
sdrc_req_gen #(.SDR_DW(SDR_DW) , .SDR_BW(SDR_BW)) u_req_gen (
|
.clk (clk ),
|
.clk (clk ),
|
.reset_n (reset_n ),
|
.reset_n (reset_n ),
|
.cfg_colbits (cfg_colbits ),
|
.cfg_colbits (cfg_colbits ),
|
|
.sdr_width (sdr_width ),
|
|
|
/* Request from app */
|
/* Req to xfr_ctl */
|
.r2x_idle (r2x_idle ),
|
.r2x_idle (r2x_idle ),
|
|
|
|
/* Request from app */
|
.req (app_req ),
|
.req (app_req ),
|
.req_id (4'b0 ),
|
.req_id (4'b0 ),
|
.req_addr (app_req_addr ),
|
.req_addr (app_req_addr ),
|
.req_len (app_req_len ),
|
.req_len (app_req_len ),
|
.req_wrap (app_req_wrap ),
|
.req_wrap (app_req_wrap ),
|
.req_wr_n (app_req_wr_n ),
|
.req_wr_n (app_req_wr_n ),
|
.req_ack (app_req_ack ),
|
.req_ack (app_req_ack ),
|
.sdr_core_busy_n (sdr_core_busy_n ),
|
|
|
|
/* Req to bank_ctl */
|
/* Req to bank_ctl */
|
.r2b_req (r2b_req ),
|
.r2b_req (r2b_req ),
|
.r2b_req_id (r2b_req_id ),
|
.r2b_req_id (r2b_req_id ),
|
.r2b_start (r2b_start ),
|
.r2b_start (r2b_start ),
|
| Line 291... |
Line 291... |
.r2b_raddr (r2b_raddr ),
|
.r2b_raddr (r2b_raddr ),
|
.r2b_caddr (r2b_caddr ),
|
.r2b_caddr (r2b_caddr ),
|
.r2b_len (r2b_len ),
|
.r2b_len (r2b_len ),
|
.r2b_write (r2b_write ),
|
.r2b_write (r2b_write ),
|
.b2r_ack (b2r_ack ),
|
.b2r_ack (b2r_ack ),
|
.b2r_arb_ok (b2r_arb_ok ),
|
.b2r_arb_ok (b2r_arb_ok )
|
.sdr_width (sdr_width ),
|
|
.sdr_init_done (sdr_init_done )
|
|
);
|
);
|
|
|
/****************************************************************************/
|
/****************************************************************************/
|
// Instantiate sdr_bank_ctl
|
// Instantiate sdr_bank_ctl
|
// This module takes requests from sdr_req_gen, checks for page hit/miss and
|
// This module takes requests from sdr_req_gen, checks for page hit/miss and
|
