URL
https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk
[/] [sdr_ctrl/] [trunk/] [rtl/] [core/] [sdrc_core.v] - Diff between revs 51 and 54
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 51 |
Rev 54 |
| Line 131... |
Line 131... |
parameter APP_RW = 9; // Application Request Width
|
parameter APP_RW = 9; // Application Request Width
|
|
|
parameter SDR_DW = 16; // SDR Data Width
|
parameter SDR_DW = 16; // SDR Data Width
|
parameter SDR_BW = 2; // SDR Byte Width
|
parameter SDR_BW = 2; // SDR Byte Width
|
|
|
// 12 bit subtractor is not feasibile for FPGA, so changed to 8 bits
|
|
parameter REQ_BW = (`TARGET_DESIGN == `FPGA) ? 8 : 12; // Request Width
|
|
|
|
//-----------------------------------------------
|
//-----------------------------------------------
|
// Global Variable
|
// Global Variable
|
// ----------------------------------------------
|
// ----------------------------------------------
|
input clk ; // SDRAM Clock
|
input clk ; // SDRAM Clock
|
| Line 202... |
Line 200... |
// SDR_REQ_GEN
|
// SDR_REQ_GEN
|
wire [`SDR_REQ_ID_W-1:0]r2b_req_id;
|
wire [`SDR_REQ_ID_W-1:0]r2b_req_id;
|
wire [1:0] r2b_ba;
|
wire [1:0] r2b_ba;
|
wire [11:0] r2b_raddr;
|
wire [11:0] r2b_raddr;
|
wire [11:0] r2b_caddr;
|
wire [11:0] r2b_caddr;
|
wire [REQ_BW-1:0] r2b_len;
|
wire [`REQ_BW-1:0] r2b_len;
|
|
|
// SDR BANK CTL
|
// SDR BANK CTL
|
wire [`SDR_REQ_ID_W-1:0]b2x_id;
|
wire [`SDR_REQ_ID_W-1:0]b2x_id;
|
wire [1:0] b2x_ba;
|
wire [1:0] b2x_ba;
|
wire [11:0] b2x_addr;
|
wire [11:0] b2x_addr;
|
wire [REQ_BW-1:0] b2x_len;
|
wire [`REQ_BW-1:0] b2x_len;
|
wire [1:0] b2x_cmd;
|
wire [1:0] b2x_cmd;
|
|
|
// SDR_XFR_CTL
|
// SDR_XFR_CTL
|
wire [3:0] x2b_pre_ok;
|
wire [3:0] x2b_pre_ok;
|
wire [`SDR_REQ_ID_W-1:0]xfr_id;
|
wire [`SDR_REQ_ID_W-1:0]xfr_id;
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.