URL
https://opencores.org/ocsvn/sdr_ctrl/sdr_ctrl/trunk
[/] [sdr_ctrl/] [trunk/] [verif/] [log/] [core_SDR_16BIT_basic_test1.log] - Diff between revs 53 and 56
Show entire file |
Details |
Blame |
View Log
Rev 53 |
Rev 56 |
Line 1872... |
Line 1872... |
# READ STATUS: Burst-No: 11 Addr: 0024f301 Rxd: 6acd73d5
|
# READ STATUS: Burst-No: 11 Addr: 0024f301 Rxd: 6acd73d5
|
###############################
|
###############################
|
# STATUS: SDRAM Write/Read TEST PASSED
|
# STATUS: SDRAM Write/Read TEST PASSED
|
###############################
|
###############################
|
# ** Note: $finish : ../tb/tb_core.sv(442)
|
# ** Note: $finish : ../tb/tb_core.sv(442)
|
# Time: 91480 ns Iteration: 0 Instance: /tb_core
|
# Time: 91570 ns Iteration: 0 Instance: /tb_core
|
# Time: 91570 ns Iteration: 0 Instance: /tb_core
|
# Time: 91570 ns Iteration: 0 Instance: /tb_core
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.