URL
https://opencores.org/ocsvn/smii/smii/trunk
[/] [smii/] [trunk/] [rtl/] [verilog/] [Makefile] - Diff between revs 4 and 7
Show entire file |
Details |
Blame |
View Log
| Rev 4 |
Rev 7 |
| Line 1... |
Line 1... |
comp1:
|
comp1:
|
vpp -DSMII=1 smii_module_inst.v > tmp.v
|
vpp -DSMII=1 smii_module_inst.v > tmp.v
|
vppp --simple +define+SMII+1 tmp.v > smii_module_inst_1.v
|
vppp --simple +define+SMII+1 +define+SMII_SYNC_PER_PHY tmp.v > smii_module_inst_1.v
|
|
|
comp2:
|
comp2:
|
vpp -DSMII=2 smii_module_inst.v > tmp.v
|
vpp -DSMII=2 smii_module_inst.v > tmp.v
|
vppp --simple +define+SMII+2 tmp.v > smii_module_inst_2.v
|
vppp --simple +define+SMII+2 +define+SMII_SYNC_PER_PHY tmp.v > smii_module_inst_2.v
|
|
|
comp3:
|
comp3:
|
vpp -DSMII=3 smii_module_inst.v > tmp.v
|
vpp -DSMII=3 smii_module_inst.v > tmp.v
|
vppp --simple +define+SMII+3 tmp.v > smii_module_inst_3.v
|
vppp --simple +define+SMII+3 +define+SMII_SYNC_PER_PHY tmp.v > smii_module_inst_3.v
|
|
|
comp4:
|
comp4:
|
vpp -DSMII=4 smii_module_inst.v > tmp.v
|
vpp -DSMII=4 smii_module_inst.v > tmp.v
|
vppp --simple +define+SMII+4 tmp.v > smii_module_inst_4.v
|
vppp --simple +define+SMII+4 +define+SMII_SYNC_PER_PHY tmp.v > smii_module_inst_4.v
|
|
|
comp8:
|
comp8:
|
vpp -DSMII=8 smii_module_inst.v > tmp.v
|
vpp -DSMII=8 smii_module_inst.v > tmp.v
|
vppp --simple +define+SMII+8 tmp.v > smii_module_inst_8.v
|
vppp --simple +define+SMII+8 +define+SMII_SYNC_PER_PHY tmp.v > smii_module_inst_8.v
|
|
|
smii:
|
smii:
|
vppp --simple +define+ACTEL generic_buffers.v smii_sync.v smii_txrx.v | cat copyright.v - > smii_ACTEL.v
|
vppp --simple +define+ACTEL generic_buffers.v smii_sync.v smii_txrx.v | cat copyright.v - > smii_ACTEL.v
|
vppp --simple generic_buffers.v smii_sync.v smii_txrx.v | cat copyright.v - > smii.v
|
vppp --simple generic_buffers.v smii_sync.v smii_txrx.v | cat copyright.v - > smii.v
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.