| Line 1... |
Line 1... |
|
|
|
|
// //
|
// //
|
// Author : John Eaton Ouabache Designworks //
|
// Author : John Eaton Ouabache Designworks //
|
// //
|
// //
|
// Copyright (C) 2010 Authors and OPENCORES.ORG //
|
// Copyright (C) 2010 Authors and OPENCORES.ORG //
|
| Line 25... |
Line 25... |
// You should have received a copy of the GNU Lesser General //
|
// You should have received a copy of the GNU Lesser General //
|
// Public License along with this source; if not, download it //
|
// Public License along with this source; if not, download it //
|
// from http://www.opencores.org/lgpl.shtml //
|
// from http://www.opencores.org/lgpl.shtml //
|
// //
|
// //
|
-->
|
-->
|
|
|
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
|
xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"
|
xmlns:socgen="http://opencores.org"
|
xmlns:socgen="http://opencores.org"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
|
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
|
xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014
|
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
|
http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
|
|
|
opencores.org
|
opencores.org
|
Testbench
|
Testbench
|
micro_bus_model
|
micro_bus_model
|
def default
|
def
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
mb
|
mb
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
addr
|
|
|
|
addr
|
|
addr_width-10
|
|
|
|
|
|
|
|
|
|
wdata
|
|
|
|
wdata
|
|
70
|
|
|
|
|
|
|
|
|
|
rd
|
|
|
|
rd
|
|
|
|
|
|
|
|
|
|
|
|
|
|
wr
|
|
|
|
wr
|
|
|
|
|
|
|
|
|
|
|
addr
|
|
|
|
addr
|
|
addr_width-10
|
|
|
|
|
|
|
|
|
cs
|
wdata
|
|
|
cs
|
wdata
|
|
70
|
|
|
|
|
|
|
|
|
|
rd
|
|
|
|
rd
|
|
|
|
|
|
|
|
|
|
|
|
wr
|
|
|
|
wr
|
|
|
|
|
|
|
|
|
|
|
|
cs
|
|
|
|
cs
|
|
|
|
|
|
|
|
|
|
|
|
|
gen_verilog_sim
|
|
104.0
|
|
none
|
|
:*Simulation:*
|
|
./tools/verilog/gen_verilog
|
|
|
|
|
|
destination
|
|
micro_bus_model_def
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
gen_verilog_syn
|
|
104.0
|
|
none
|
|
:*Synthesis:*
|
|
./tools/verilog/gen_verilog
|
|
|
|
|
|
destination
|
|
micro_bus_model_def
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-sim
|
gen_verilog_sim
|
|
104.0
|
|
none
|
|
:*Simulation:*
|
|
tools/verilog/gen_verilog
|
|
|
|
|
|
destination
|
|
micro_bus_model_def
|
|
|
|
|
|
|
|
|
|
|
|
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
../verilog/top.sim
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
../verilog/sim/micro_bus_model_def
|
|
verilogSourcemodule
|
|
|
|
|
|
|
|
dest_dir../views/sim/
|
gen_verilog_syn
|
verilogSourcelibraryDir
|
104.0
|
|
none
|
|
:*Synthesis:*
|
|
tools/verilog/gen_verilog
|
|
|
|
|
|
destination
|
|
micro_bus_model_def
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-sim
|
|
|
|
|
fs-syn
|
|
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
../verilog/copyright.v
|
../verilog/top.sim
|
verilogSourceinclude
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
../verilog/top.syn
|
../verilog/sim/micro_bus_model_def
|
verilogSourcefragment
|
verilogSourcemodule
|
|
|
|
|
|
|
|
dest_dir../views/sim/
|
../verilog/syn/micro_bus_model_def
|
verilogSourcelibraryDir
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
|
|
|
|
|
dest_dir../views/syn/
|
|
verilogSourcelibraryDir
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
../verilog/copyright.v
|
|
verilogSourceinclude
|
|
|
|
|
|
|
|
|
|
../verilog/top.syn
|
|
verilogSourcefragment
|
|
|
|
|
|
|
|
|
|
../verilog/syn/micro_bus_model_def
|
|
verilogSourcemodule
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Hierarchical
|
|
|
|
|
|
spirit:library="Testbench"
|
dest_dir../views/syn/
|
spirit:name="micro_bus_model"
|
verilogSourcelibraryDir
|
spirit:version="def.design"/>
|
|
|
|
|
|
|
|
verilog
|
|
|
|
|
|
spirit:library="Testbench"
|
|
spirit:name="toolflow"
|
|
spirit:version="verilog"/>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
sim:*Simulation:*
|
|
|
Hierarchical
|
|
|
|
|
|
|
|
|
Verilog
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
|
|
|
|
|
|
doc
|
Hierarchical
|
|
Hierarchical
|
|
|
spirit:library="Testbench"
|
|
spirit:name="toolflow"
|
|
spirit:version="documentation"/>
|
|
|
|
:*Documentation:*
|
|
Verilog
|
|
|
|
|
|
|
|
|
|
|
|
|
verilog
|
|
|
|
|
|
ipxact:library="Testbench"
|
|
ipxact:name="toolflow"
|
|
ipxact:version="verilog"/>
|
|
|
|
|
|
|
|
|
|
|
|
|
addr_width
|
|
16
|
|
|
|
OUT_DELAY
|
|
15
|
|
|
|
|
|
OUT_WIDTH
|
|
10
|
|
|
|
|
|
|
|
|
|
|
sim:*Simulation:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-sim
|
|
|
|
|
|
|
|
|
|
syn:*Synthesis:*
|
|
|
|
Verilog
|
|
|
|
|
|
fs-syn
|
|
|
|
|
|
|
|
|
|
|
clk
|
|
wire
|
doc
|
in
|
|
|
|
|
ipxact:library="Testbench"
|
|
ipxact:name="toolflow"
|
|
ipxact:version="documentation"/>
|
|
|
|
:*Documentation:*
|
|
Verilog
|
|
|
|
|
reset
|
|
wire
|
|
in
|
|
|
|
|
|
addr
|
|
reg
|
|
out
|
|
150
|
|
|
|
|
|
wdata
|
|
reg
|
|
out
|
|
70
|
|
|
|
|
|
rd
|
|
reg
|
|
out
|
|
|
|
|
|
wr
|
addr_width
|
reg
|
16
|
out
|
|
|
|
|
|
rdata
|
OUT_DELAY
|
wire
|
15
|
inout
|
|
70
|
|
|
|
|
|
|
|
cs
|
OUT_WIDTH
|
reg
|
10
|
out
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
clk
|
|
wire
|
|
in
|
|
|
|
|
|
reset
|
|
wire
|
|
in
|
|
|
|
|
|
addr
|
|
reg
|
|
out
|
|
150
|
|
|
|
|
|
wdata
|
|
reg
|
|
out
|
|
70
|
|
|
|
|
|
rd
|
|
reg
|
|
out
|
|
|
|
|
|
wr
|
|
reg
|
|
out
|
|
|
|
|
|
rdata
|
|
wire
|
|
inout
|
|
70
|
|
|
|
|
|
|
|
cs
|
|
reg
|
|
out
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
